công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADW71205WSTZ bảng dữ liệu(PDF) 7 Page - Analog Devices

tên linh kiện ADW71205WSTZ
Giải thích chi tiết về linh kiện  12-Bit RDC with Reference Oscillator
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADW71205WSTZ bảng dữ liệu(HTML) 7 Page - Analog Devices

Back Button ADW71205WSTZ Datasheet HTML 3Page - Analog Devices ADW71205WSTZ Datasheet HTML 4Page - Analog Devices ADW71205WSTZ Datasheet HTML 5Page - Analog Devices ADW71205WSTZ Datasheet HTML 6Page - Analog Devices ADW71205WSTZ Datasheet HTML 7Page - Analog Devices ADW71205WSTZ Datasheet HTML 8Page - Analog Devices ADW71205WSTZ Datasheet HTML 9Page - Analog Devices ADW71205WSTZ Datasheet HTML 10Page - Analog Devices ADW71205WSTZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 21 page
background image
AD2S1205
Rev. A | Page 6 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
44
43
40
38
42
36
39
35
34
41
37
DVDD 1
RD
2
CS
3
SAMPLE
4
RDVEL
5
SOE
6
DB11/SO
7
DB10/SCLK
8
DB9
9
DB8 10
DB7 11
RESET
33
FS2
32
FS1
31
LOT
30
DOS
29
AD2S1205
TOP VIEW
(Not to Scale)
DIR
28
NM
27
B
26
A
25
CPO
24
DGND
23
12
13
14
15
16
17
18
19
20
21
22
Figure 2. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 17
DVDD
Digital Supply Voltage, 4.75 V to 5.25 V. This is the supply voltage for all digital circuitry on the AD2S1205. The
AVDD and DVDD voltages ideally should be at the same potential and must not be more than 0.3 V apart, even
on a transient basis.
2
RD
Edge-Triggered Logic Input. This pin acts as a frame synchronization signal and output enable. The output buffer is
enabled when CS and RD are held low.
3
CS
Chip Select. Active low logic input. The device is enabled when CS is held low.
4
SAMPLE
Sample Result. Logic input. Data is transferred from the position and velocity integrators to the position and
velocity registers, respectively, after a high-to-low transition on the SAMPLE signal.
5
RDVEL
Read Velocity. Logic input. RDVEL input is used to select between the angular position register and the angular
velocity register. RDVEL is held high to select the angular position register and low to select the angular
velocity register.
6
SOE
Serial Output Enable. Logic input. This pin enables either the parallel or serial interface. The serial interface is
selected by holding the SOE pin low, and the parallel interface is selected by holding the SOE pin high.
7
DB11/SO
Data Bit 11/Serial Data Output Bus. When the SOE pin is high, this pin acts as DB11, a three-state data output pin
controlled by CS and RD. When the SOE pin is low, this pin acts as SO, the serial data output bus controlled by CS
and RD. The bits are clocked out on the rising edge of SCLK.
8
DB10/SCLK
Data Bit 10/Serial Clock. In parallel mode this pin acts as DB10, a three-state data output pin controlled by CS and RD.
In serial mode this pin acts as the serial clock input.
9 to 15
DB9 to DB3
Data Bit 9 to Data Bit 3. Three-state data output pins controlled by CS and RD.
16, 23
DGND
Digital Ground. These pins are ground reference points for digital circuitry on the AD2S1205. All digital input
signals should be referred to this DGND voltage. Both of these pins can be connected to the AGND plane of a
system. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V
apart, even on a transient basis.
18 to 20
DB2 to DB0
Data Bit 2 to Data Bit 0. Three-state data output pins controlled by CS and RD.
21
XTALOUT
Crystal Output. To achieve the specified dynamic performance, an external crystal is recommended at the CLKIN and
XTALOUT pins. The position and velocity accuracy are guaranteed for a frequency range of 8.192 MHz ± 25%.
22
CLKIN
Clock Input. To achieve the specified dynamic performance, an external crystal is recommended at the CLKIN and
XTALOUT pins. The position and velocity accuracy are guaranteed for a frequency range of 8.192 MHz ± 25%.
24
CPO
Charge-Pump Output. Analog output. A 204.8 kHz square wave output with a 50% duty cycle is available at the
CPO output pin. This square wave output can be used for negative rail voltage generation or to create a VCC rail.
25
A
Incremental Encoder Emulation Output A. Logic output. This output is free running and is valid if the resolver format
input signals applied to the converter are valid.


Số phần tương tự - ADW71205WSTZ

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADW71205WSTZ AD-ADW71205WSTZ Datasheet
327Kb / 20P
   12-Bit RDC with Reference Oscillator
REV. A
ADW71205WSTZ AD-ADW71205WSTZ Datasheet
327Kb / 20P
   12-Bit RDC with Reference Oscillator
REV. A
ADW71205WSTZ-RL AD-ADW71205WSTZ-RL Datasheet
327Kb / 20P
   12-Bit RDC with Reference Oscillator
REV. A
More results

Mô tả tương tự - ADW71205WSTZ

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADW71205WSTZ AD-ADW71205WSTZ Datasheet
327Kb / 20P
   12-Bit RDC with Reference Oscillator
REV. A
ADW71205YSTZ AD-ADW71205YSTZ Datasheet
327Kb / 20P
   12-Bit RDC with Reference Oscillator
REV. A
AD2S1205 AD-AD2S1205_15 Datasheet
327Kb / 20P
   12-Bit RDC with Reference Oscillator
REV. A
AD2S1205 AD-AD2S1205 Datasheet
357Kb / 25P
   12-Bit R/D Converter with Reference Oscillator
Rev. PrB_10/06
AD2S1200 AD-AD2S1200 Datasheet
396Kb / 24P
   12-Bit R/D Converter with Reference Oscillator
REV. 0
AD2S1200 AD-AD2S1200_15 Datasheet
396Kb / 24P
   12-Bit R/D Converter with Reference Oscillator
REV. 0
AD2S1200 AD-AD2S1200_17 Datasheet
414Kb / 25P
   12-Bit R/D Converter Reference Oscillator
logo
Maxim Integrated Produc...
MAX507 MAXIM-MAX507 Datasheet
369Kb / 12P
   Voltage-Output, 12-Bit DACs with Internal Reference
Rev A 9/91
MAX178 MAXIM-MAX178 Datasheet
380Kb / 11P
   Calibrated 12-Bit ADC with T/H and Reference
logo
Linear Technology
LTC1275 LINER-LTC1275_15 Datasheet
327Kb / 24P
   12-Bit, 300ksps Sampling A/D Converters with Reference
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com