AD2S83IP datasheet(4/20 Pages) AD

tên linh kiện	AD2S83IP

Giải thích chi tiết về linh kiện	Variable Resolution, Resolver-to-Digital Converter

Download	20 Pages

Scroll/Zoom	100%

nhà sản xuất	AD [Analog Devices]

Trang chủ	http://www.analog.com

Logo

4 / 20 page

Parameter

Conditions

Min

Typ

Max

Unit

COMPLEMENT

Internally Pulled High via 100 k

Ω

to +VS. Logic LO to Activate;

No Connect for Normal Operation

DATA LOAD

Sense

Internally Pulled High via 100 k

Ω

150

300

ns

to +VS. Logic LO Allows

Data to be Loaded into the

Counters from the Data Lines

BUSY

6, 7

Sense

Logic HI When Position O/P Changing

Width

150

350

ns

Load

Use Additional Pull-Up (See Figure 2)

1

LSTTL

DIRECTION

6

Sense

Logic HI Counting Up

Logic LO Counting Down

Max Load

3

LSTTL

RIPPLE CLOCK

6

Sense

Logic HI

All 1s to All 0s

All 0s to All 1s

Width

Dependent on Input Velocity

300

ns

Reset

Before Next Busy

Load

3

LSTTL

DIGITAL INPUTS

Input High Voltage, VIH

INHIBIT, ENABLE

2.0

V

DB1–DB16, Byte Select

±V

S =

±11.4 V, V

L = 5.0 V

Input Low Voltage, VIL

INHIBIT, ENABLE

0.8

V

DB1–DB16, Byte Select

±V

S =

±12.6 V, V

L = 5.0 V

DIGITAL INPUTS

Input High Current, IIH

INHIBIT, ENABLE

100

µA

DB1–DB16

±V

S =

±12.6 V, V

L = 5.5 V

Input Low Current, IIL

INHIBIT, ENABLE

100

µA

DB1–DB16, Byte Select

±V

S =

±12.6 V, V

L = 5.5 V

DIGITAL INPUTS

Low Voltage, VIL

ENABLE = HI

1.0

V

SC1, SC2,

DATA LOAD

±V

S =

±12.0 V, V

L = 5.0 V

Low Current, IIL

ENABLE = HI

–400

µA

SC1, SC2,

DATA LOAD

±V

S =

±12.0 V, V

L = 5.0 V

DIGITAL OUTPUTS

High Voltage, VOH

DB1–DB16

2.4

V

RIPPLE CLK, DIR

±V

S =

±12.0 V, V

L = 4.5 V

IOH = 100

µA

Low Voltage, VOL

DB1–DB16

0.4

V

RIPPLE CLK, DIR

±V

S =

±12.0 V, V

L = 5.5 V

IOL = 1.2 mA

NOTES

1Angular accuracy is not guaranteed <50 Hz reference frequency.

2Linearity derates from 500 kHz–1000 kHz @ 0.0017%/kHz.

3Refer to Definition of Linearity, “The AD2S83 as a Silicon Tachogenerator.”

4Worst case reversion error at temperature extremes.

5Velocity output offset dependent on value for R6.

6Refer to timing diagram.

7Busy pulse guaranteed up to a VCO rate of 900 kHz.

All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test.

Specifications subject to change without notice.

AD2S83

–3–

REV. E

Số phần tương tự - AD2S83IP

nhà sản xuất	tên linh kiện	bảng dữ liệu	Giải thích chi tiết về linh kiện
Analog Devices	AD2S83IP	176Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. D
	AD2S83IP	172Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. E
	AD2S83IPZ	172Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. E

More results

Mô tả tương tự - AD2S83IP

nhà sản xuất	tên linh kiện	bảng dữ liệu	Giải thích chi tiết về linh kiện
Analog Devices	AD2S83IPZ	172Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. E
	AD2S83	176Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. D
	AD2S83APZ	188Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. E
	AD2S83	188Kb / 19P	Variable Resolution, Resolver-to-Digital Converter REV. E
	AD2S80ATDB	188Kb / 16P	Variable Resolution, Monolithic Resolver-to-Digital Converter REV. B
	AD2S80A	188Kb / 16P	Variable Resolution, Monolithic Resolver-to-Digital Converter REV. B
	AD2S80A	268Kb / 16P	Variable Resolution, Monolithic Resolver-to-Digital Converter REV. A
	AD2S80A	447Kb / 19P	Variable Resolution, Monolithic Resolver-to-Digital Converter
	AD2S82AHPZ	188Kb / 16P	Variable Resolution, Monolithic Resolver-to-Digital Converter REV. B
	AD2S80A	356Kb / 20P	Variable Resolution, Monolithic Resolver-to-Digital Converter REV. C

More results

AD2S83IP bảng dữ liệu(PDF) 4 Page - Analog Devices

AD2S83IP bảng dữ liệu(HTML) 4 Page - Analog Devices

Số phần tương tự - AD2S83IP

Mô tả tương tự - AD2S83IP

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL