ADS5271

SBAS313A − JUNE 2004 − REVISED JUNE 2004

www.ti.com

11

TYPICAL CHARACTERISTICS (continued)

Typical values are at TA = 25°C, clock frequency = maximum specified, 50% clock duty cycle, AVDD = 3.3V, LVDD = 3.3V, −1dBFS, internal

voltage reference, and LVDS buffer current at 3.5mA per channel, unless otherwise noted.

1.0

0.8

0.6

0.4

0.2

0

−0.2

−0.4

−0.6

−0.8

−1.0

INTEGRAL NONLINEARITY

0

512

1024

1536

2048

2560

3072

3584

4096

Code

f

90

80

70

60

50

40

30

20

10

0

SWEPT INPUT POWER

−70

−60

−50

−40

−30

−20

−10

0

Input Amplitude (dBFS)

f

SNR (dBFS)

SFDR (dBc)

SNR (dBc)

95

90

85

80

75

70

65

60

DYNAMIC PERFORMANCE vs INPUT FREQUENCY

0

5

10

15

20

25

30

35

40

45

50

Input Frequency (MHz)

SFDR

SNR

90

80

70

60

50

40

30

20

10

0

SWEPT INPUT POWER

−70

−60

−50

−40

−30

−20

−10

0

Input Amplitude (dBFS)

f

SNR (dBFS)

SFDR (dBc)

SNR (dBc)

95

90

85

80

75

70

65

60

DYNAMIC PERFORMANCE vs DUTY CYCLE

20

30

40

50

60

70

80

Duty Cycle (%)

f

SNR

SFDR

SINAD

95

90

85

80

75

70

65

60

55

50

DYNAMIC PERFORMANCE vs CLOCK FREQUENCY

15

20

25

30

35

40

45

50

55

60

Clock Frequency (MHz)

SFDR

f

SNR

SINAD