công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MV1442DPAS bảng dữ liệu(PDF) 5 Page - Zarlink Semiconductor Inc |
|
MV1442DPAS bảng dữ liệu(HTML) 5 Page - Zarlink Semiconductor Inc |
5 / 12 page 4 MV1442 1 CLOCK PERIOD RXD1 RXD2 DECODER CLOCK NOTE The LOSS OF INPUT output is delayed by one clock period with respect to the incoming HDB3 waveform LOSS OF INPUT 1 2 3 4 56789 10 11 Figure 6 - Loss of input waveforms 1 2 3 4 5 6 7 8 9 Pin Signal name Description NRZ DATA IN ENCODER CLOCK LOSS OF INPUT NRZ DATA OUT DECODER CLOCK RESET AIS AIS MODE GND Input pin for data to be encoded into pseudo-ternary HDB3 form. This data is clocked into the Encoder block by the falling edge of ENCODER CLOCK. Clock input for the encoding of data on pin 1. Output from the loss of input circuit This output goes high one clock period after the detection of eleven consecutive zeros on the decoder inputs. Any logic ‘1’ at the input (RXD1 or RXD2=0) resets this count after a single clock period delay. NRZ data output obtained from the decoding of the pseudo-ternary inputs to the Decoder block. Clock input to the Decoder block for decoding data on RXD1 and RXD2 or TXD1 and TXD2 in loop test mode. In internal clock regeneration mode, this pin is used to output the regenerated clock to external circuitry. In external clock regeneration, mode this pin is used to input the externally regenerated clock signal direct to the Decoder block. Reset input to the decoded zero counter A logic ‘0’ on this input resets a decoded zero counter. It will also reset the AIS output to ‘0’ provided 3 or more zeros have been decoded in the preceding RESET AIS = 1 period or set AIS to 1 if less than 3 zeros have been decoded in the preceding RESET AIS = 1 period This may be used to indicate loss of timeslot zero. A logic ‘1’ on this pin enables the decoded zero counter. Output from AIS circuit (see description for pin 6). Input pin for selection of clock regeneration mode. A logic high on this input selects internal crystal controlled clock regeneration while a logic low selects external clock regeneration. Digital ground 0V. Table 1 - Pin descriptions Contd… DECODER CLOCK NRZ DATA OUT RESET AIS AIS Figure 7 - AIS and RESET AIS waveforms |
Số phần tương tự - MV1442DPAS |
|
Mô tả tương tự - MV1442DPAS |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |