công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MC145053D bảng dữ liệu(PDF) 6 Page - Motorola, Inc

tên linh kiện MC145053D
Giải thích chi tiết về linh kiện  10-Bit A/D Concerter with Serial Interface
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MOTOROLA [Motorola, Inc]
Trang chủ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC145053D bảng dữ liệu(HTML) 6 Page - Motorola, Inc

Back Button MC145053D Datasheet HTML 2Page - Motorola, Inc MC145053D Datasheet HTML 3Page - Motorola, Inc MC145053D Datasheet HTML 4Page - Motorola, Inc MC145053D Datasheet HTML 5Page - Motorola, Inc MC145053D Datasheet HTML 6Page - Motorola, Inc MC145053D Datasheet HTML 7Page - Motorola, Inc MC145053D Datasheet HTML 8Page - Motorola, Inc MC145053D Datasheet HTML 9Page - Motorola, Inc MC145053D Datasheet HTML 10Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
MC145053
MOTOROLA WIRELESS SEMICONDUCTOR
SOLUTIONS DEVICE DATA
6
PIN DESCRIPTIONS
DIGITAL INPUTS AND OUTPUT
The various serial bit-stream formats for the MC145053
are illustrated in the timing diagrams of Figures 9 through 14.
Table 1 assists in selection of the appropriate diagram. Note
that the ADC accepts 16 clocks which makes it SPI (Serial
Peripheral Interface) compatible.
Table 1. Timing Diagram Selection
No. of Clocks in
Serial Transfer
Using
CS
Serial Transfer
Interval
Figure
No.
10
Yes
Don’t Care
9
10
No
Don’t Care
10
11 to 16
Yes
Shorter than Conversion
11
16
No
Shorter than Conversion
12
11 to 16
Yes
Longer than Conversion
13
16
No
Longer than Conversion
14
CS
Active-Low Chip Select Input (Pin 10)
Chip select initializes the chip to perform conversions and
provides 3-state control of the data output pin (Dout). While
inactive high, CS forces Dout to the high-impedance state
and disables the data input (Din) and serial clock (SCLK)
pins. A high-to-low transition on CS resets the serial data
port and synchronizes it to the MPU data stream. CS can re-
main active during the conversion cycle and can stay in the
active low state for multiple serial transfers or CS can be in-
active high after each transfer. If CS is kept active low be-
tween transfers, the length of each transfer is limited to either
10 or 16 SCLK cycles. If CS is in the inactive high state be-
tween transfers, each transfer can be anywhere from 10 to
16 SCLK cycles long. See the SCLK pin description for a
more detailed discussion of these requirements.
Spurious chip selects caused by system noise are mini-
mized by the internal circuitry. Any transitions on the CS pin
are recognized as valid only if the level is maintained for
about 2
µs after the transition.
NOTE
If CS is inactive high after the 10th SCLK cycle
and then goes active low before the A/D conver-
sion is complete, the conversion is aborted and
the chip enters the initial state, ready for another
serial transfer/conversion sequence. At this point,
the output data register contains the result from
the conversion before the aborted conversion.
Note that the last step of the A/D conversion se-
quence is to update the output data register with
the result. Therefore, if CS goes active low in an
attempt to abort the conversion too close to the
end of the conversion sequence, the result regis-
ter may be corrupted and the chip could be thrown
out of sync with the processor until CS is toggled
again (refer to the AC Electrical Characteristics in
the spec tables).
Dout
Serial Data Output of the A/D Conversion Result
(Pin 11)
This output is in the high-impedance state when CS is in-
active high. When the chip recognizes a valid active low on
CS, Dout is taken out of the high-impedance state and is driv-
en with the MSB of the previous conversion result. (For the
first transfer after power-up, data on Dout is undefined for the
entire transfer.) The value on Dout changes to the second
most significant result bit upon the first falling edge of SCLK.
The remaining result bits are shifted out in order, with the
LSB appearing on Dout upon the ninth falling edge of SCLK.
Note that the order of the transfer is MSB to LSB. Upon the
10th falling edge of SCLK, Dout is immediately driven low (if
allowed by CS) so that transfers of more than 10 SCLKs read
zeroes as the unused LSBs.
When CS is held active low between transfers, Dout is driv-
en from a low level to the MSB of the conversion result for
three cases: Case 1 — upon the 16th SCLK falling edge if
the transfer is longer than the conversion time (Figure 14);
Case 2 — upon completion of a conversion for a 16-bit trans-
fer interval shorter than the conversion (Figure 12); Case 3
— upon completion of a conversion for a 10-bit transfer (Fig-
ure 10).
Din
Serial Data Input (Pin 12)
The four-bit serial input stream begins with the MSB of the
analog mux address (or the user test mode) that is to be con-
verted next. The address is shifted in on the first four rising
edges of SCLK. After the four mux address bits have been
received, the data on Din is ignored for the remainder of the
present serial transfer. See Table 2 in Applications In-
formation.
SCLK
Serial Data Clock (Pin 13)
This clock input drives the internal I/O state machine to
perform three major functions: (1) drives the data shift regis-
ters to simultaneously shift in the next mux address from the
Din pin and shift out the previous conversion result on the
Dout pin, (2) begins sampling the analog voltage onto the RC
DAC as soon as the new mux address is available, and (3)
transfers control to the A/D conversion state machine after
the last bit of the previous conversion result has been shifted
out on the Dout pin.
The serial data shift registers are completely static, allow-
ing SCLK rates down to the dc. There are some cases, how-
ever, that require a minimum SCLK frequency as discussed
later in this section. At least ten SCLK cycles are required for
each simultaneous data transfer. If the 16-bit format is used,
SCLK can be one continuous 16-bit stream or two intermit-
tent 8-bit streams. After the serial port has been initiated to
perform a serial transfer*, the new mux address is shifted in
* The serial port can be initiated in three ways: (1) a recognized CS
falling edge, (2) the end of an A/D conversion if the port is perform-
ing either a 10-bit or a 16-bit “shorter-than-conversion” transfer
with CS active low between transfers, and (3) the 16th falling edge
of SCLK if the port is performing 16-bit “longer-than-conversion”
transfers with CS active low between transfers.


Số phần tương tự - MC145053D

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
LANSDALE Semiconductor ...
MC145053D LANSDALE-MC145053D Datasheet
805Kb / 15P
   10-Bit A/D Converter With Serial Interface CMOS
MC145053D LANSDALE-MC145053D Datasheet
213Kb / 15P
   10-Bit A/D Converter With Serial Interface
More results

Mô tả tương tự - MC145053D

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
LANSDALE Semiconductor ...
ML145053 LANSDALE-ML145053_08 Datasheet
213Kb / 15P
   10-Bit A/D Converter With Serial Interface
ML145050 LANSDALE-ML145050_08 Datasheet
209Kb / 15P
   10-Bit A/D Converter with Serial Interface
logo
Motorola, Inc
MC145050 MOTOROLA-MC145050 Datasheet
184Kb / 15P
   10-Bit A/D Converter with Serial Interface
logo
LANSDALE Semiconductor ...
ML145053 LANSDALE-ML145053 Datasheet
805Kb / 15P
   10-Bit A/D Converter With Serial Interface CMOS
ML145050 LANSDALE-ML145050 Datasheet
6Mb / 15P
   10-Bit A/D Converter with Serial Interface - CMOS
logo
Microchip Technology
MCP3001 MICROCHIP-MCP3001_07 Datasheet
453Kb / 28P
   2.7V 10 BIT A/D CONVERTER WITH SPI SERIAL INTERFACE
2007
MCP3001 MICROCHIP-MCP3001 Datasheet
597Kb / 28P
   2.7V 10 BIT A/D CONVERTER WITH SPI SERIAL INTERFACE
2001
logo
LANSDALE Semiconductor ...
ML145040 LANSDALE-ML145040 Datasheet
498Kb / 12P
   8-Bit A/D Converters With Serial Interface
ML145040 LANSDALE-ML145040_08 Datasheet
648Kb / 12P
   8-Bit A/D Converters With Serial Interface
logo
Motorola, Inc
MC145040 MOTOROLA-MC145040 Datasheet
298Kb / 9P
   8-Bit A/D Converters With Serial Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com