công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MC145421 bảng dữ liệu(PDF) 7 Page - Motorola, Inc

tên linh kiện MC145421
Giải thích chi tiết về linh kiện  ISDN Universal Digital Loop Transceivers II
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MOTOROLA [Motorola, Inc]
Trang chủ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC145421 bảng dữ liệu(HTML) 7 Page - Motorola, Inc

Back Button MC145421 Datasheet HTML 3Page - Motorola, Inc MC145421 Datasheet HTML 4Page - Motorola, Inc MC145421 Datasheet HTML 5Page - Motorola, Inc MC145421 Datasheet HTML 6Page - Motorola, Inc MC145421 Datasheet HTML 7Page - Motorola, Inc MC145421 Datasheet HTML 8Page - Motorola, Inc MC145421 Datasheet HTML 9Page - Motorola, Inc MC145421 Datasheet HTML 10Page - Motorola, Inc MC145421 Datasheet HTML 11Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
MC145421
•MC145425
MOTOROLA
7
Mu/A
Tone Format Input (Pin 11)
This pin determines the PCM code for the 500 Hz square
wave tone generated when the TONE input is high — Mu–
Law (Mu/A = 1) or CCITT A–Law (Mu/A = 0) format.
TONE
Tone Enable Input (Pin 16)
A high on this pin causes a 500 Hz square wave PCM tone
to be inserted in place of the demodulated B channel data on
B channel 1. This feature allows the designer to provide
audio feedback for telset keyboard operations.
PD
Power Down Input/Output (Pin 12)
This is a bidirectional pin with a weak output driver so that
it can be externally overdriven. When held low, the ISDN
UDLT is powered down, and the only active circuitry is that
which is necessary for demodulation, generation of EN1,
EN2, BCLK, and DCLK, and outputting of the data bits and
VD. When held high, the ISDN UDLT is powered up and
transmits normally in response to received bursts from the
master. If the ISDN UDLT is powered up for 250
µs — which
is derived from an internal oscillator and no bursts from the
master have occurred — the ISDN slave UDLT generates
a f ree–running set of EN1, EN2, BCLK, and DCLK signals
and sends a burst to the master device every other 125
µs
frame. This is a wake–up signal to the master.
When PD is floating and a burst from the master is demod-
ulated, the weak output drivers will try to force PD high. It will
try to force PD low if 250
µs have elapsed without a burst
from the master being successfully demodulated. This allows
the slave device to self power up and down in demand–
powered loop systems.
CCI
Crystal Input (Pin 17)
Normally, an 8.192 MHz crystal is tied between this pin
and the XTL pin. A 10 M
Ω resistor between CCI and XTL and
25 pF capacitors from CCI and XTL to VSS are required to
ensure stability and start–up. CCI may also be driven with an
external 8.192 MHz signal if a crystal is not desired.
XTL
Crystal Output (Pin 18)
This pin is capable of driving one external CMOS input and
15 pF of additional load capacitance.
D1I, D2I
D Channel Inputs (Pins 6, 7)
These two pins are inputs for the 16 kbps D data channels.
The D channel data bits are clocked in serially on the nega-
tive edge of the 16 kbps DCLK output pin.
D1O, D2O
D Channel Outputs (Pins 9, 10)
These two pins are outputs for the 16 kbps D data chan-
nels. These pins are updated on the rising edges of the slave
DCLK output pin.
Tx
Transmit Data Output (Pin 13)
This line is an output for the B channel data received from
the master. B channel 1 data is output on the first eight cycles
of the BCLK output when EN1 is high. B channel 2 data is
output on the next eight cycles of the BCLK, when EN2 is
high. B channel data bits are clocked out on the rising edge
of the BCLK output pin.
DCLK
D Channel Clock Output (Pin 8)
This output is the transmit and receive data clock for both
D channels. It starts upon demodulation of a burst from the
master device. This signal is rising edge aligned with the
EN1 and BCLK signals. After the demodulation of a burst,
the DCLK line completes two cycles and then remains low
until another burst from the master is demodulated. In this
manner synchronization with the master is established and
any clock slip between master and slave is absorbed each
frame.
Rx
Receive Data Input (Pin 21)
This pin is an input for the B channel data. B channel 1
data is clocked in on the first eight falling edges of the BCLK
output following the rising edge of the EN1 output. B channel
2 data is clocked in on the next eight falling edges of the
BCLK following the rising edge of the EN2 output.
EN1
B Channel 1 Enable Output (Pin 15)
This line is an 8 kHz enable signal for the input and output
of the B channel 1 data. While EN1 is high, B channel 1 data
is clocked out on the Tx pin on the first eight rising edges of
the BCLK. During this same time, B channel 1 input data is
clocked in on the Rx pin on the first eight falling edges of the
BCLK. The VD pin is also updated on the rising edge of the
EN1 signal. EN1 serves as the slave device’s 8 kHz frame
reference signal.
EN2
B Channel 2 Enable Output (Pin 14)
This pin is the logical inverse of the EN1 output and is used
to signal the time slot for the input and output of data for the
B channel 2 data.
BCLK
B Channel Data Clock Output (Pin 20)
This is a standard B series output which provides the data
clock for the B channel data. This clock signal is 128 kHz and
begins operating upon the successful demodulation of a
burst from the master. At this time, EN1 goes high and BCLK
starts toggling. BCLK remains active for 16 periods, at the
end of which time it remains low until another burst is re-
ceived from the master. In this manner synchronization be-
tween the master and slave is established and any clock
slippage is absorbed each frame.


Số phần tương tự - MC145421

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Motorola, Inc
MC145422 MOTOROLA-MC145422 Datasheet
264Kb / 20P
   UNIVERSAL DIGITAL-LOOP TRANSCEIVER(UDLT)
MC145422DW MOTOROLA-MC145422DW Datasheet
264Kb / 20P
   UNIVERSAL DIGITAL-LOOP TRANSCEIVER(UDLT)
MC145422P MOTOROLA-MC145422P Datasheet
264Kb / 20P
   UNIVERSAL DIGITAL-LOOP TRANSCEIVER(UDLT)
logo
NXP Semiconductors
MC145423 NXP-MC145423 Datasheet
759Kb / 40P
   Universal Digital Loop Transceiver (UDLT-3) Evaluation Module
Rev. 3, 2/2002
logo
Freescale Semiconductor...
MC145423DT FREESCALE-MC145423DT Datasheet
4Mb / 30P
   Universal Digital Loop Transceiver (UDLT-3)
More results

Mô tả tương tự - MC145421

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Motorola, Inc
MC145422 MOTOROLA-MC145422 Datasheet
264Kb / 20P
   UNIVERSAL DIGITAL-LOOP TRANSCEIVER(UDLT)
logo
Freescale Semiconductor...
MC145423E FREESCALE-MC145423E Datasheet
4Mb / 30P
   Universal Digital Loop Transceiver (UDLT-3)
logo
NXP Semiconductors
MC145423EVK NXP-MC145423EVK Datasheet
759Kb / 40P
   Universal Digital Loop Transceiver (UDLT-3) Evaluation Module
Rev. 3, 2/2002
logo
Renesas Technology Corp
HSP50210 RENESAS-HSP50210 Datasheet
1Mb / 51P
   Digital Costas Loop
logo
Intersil Corporation
HSP50210 INTERSIL-HSP50210 Datasheet
788Kb / 51P
   Digital Costas Loop
logo
Texas Instruments
TUSB1105 TI-TUSB1105 Datasheet
894Kb / 30P
[Old version datasheet]   ADVANCED UNIVERSAL SERIAL BUS TRANSCEIVERS
TUSB1106-Q1 TI1-TUSB1106-Q1 Datasheet
594Kb / 24P
[Old version datasheet]   ADVANCED UNIVERSAL SERIAL BUS TRANSCEIVERS
TUSB1106 TI-TUSB1106_10 Datasheet
1Mb / 34P
[Old version datasheet]   ADVANCED UNIVERSAL SERIAL BUS TRANSCEIVERS
logo
NXP Semiconductors
ISP1105 PHILIPS-ISP1105 Datasheet
588Kb / 24P
   Advanced Universal Serial Bus transceivers
Rev. 06-30 November 2001
logo
Texas Instruments
TUSB1105 TI-TUSB1105_10 Datasheet
1Mb / 33P
[Old version datasheet]   ADVANCED UNIVERSAL SERIAL BUS TRANSCEIVERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com