công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LM1882-R bảng dữ liệu(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện LM1882-R
Giải thích chi tiết về linh kiện  Programmable Video Sync Generator
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM1882-R bảng dữ liệu(HTML) 3 Page - National Semiconductor (TI)

  LM1882-R Datasheet HTML 1Page - National Semiconductor (TI) LM1882-R Datasheet HTML 2Page - National Semiconductor (TI) LM1882-R Datasheet HTML 3Page - National Semiconductor (TI) LM1882-R Datasheet HTML 4Page - National Semiconductor (TI) LM1882-R Datasheet HTML 5Page - National Semiconductor (TI) LM1882-R Datasheet HTML 6Page - National Semiconductor (TI) LM1882-R Datasheet HTML 7Page - National Semiconductor (TI) LM1882-R Datasheet HTML 8Page - National Semiconductor (TI) LM1882-R Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
Register Description (Continued)
Bits 0–2
B2
B1
B0
VCBLANK
VCSYNC
HBLHDR HSYNVDR
0
0
0
CBLANK
CSYNC
HGATE
VGATE
(DEFAULT)
0
0
1
VBLANK
CSYNC
HBLANK
VGATE
0
1
0
CBLANK
VSYNC
HGATE
HSYNC
0
1
1
VBLANK
VSYNC
HBLANK
HSYNC
1
0
0
CBLANK
CSYNC
CURSOR
VINT
1
0
1
VBLANK
CSYNC
HBLANK
VINT
1
1
0
CBLANK
VSYNC
CURSOR
HSYNC
1
1
1
VBLANK
VSYNC
HBLANK
HSYNC
Bits 3–4
B
4
B
3
Mode of Operation
0
0
Interlaced Double Serration and
(DEFAULT)
Equalization
0
1
Non Interlaced Double Serration
1
0
Illegal State
1
1
Non Interlaced Single Serration and
Equalization
Double Equalization and Serration mode will output equal-
ization and serration pulses at twice the HSYNC frequency
(i.e., 2 equalization or serration pulses for every HSYNC
pulse). Single Equalization and Serration mode will output
an equalization or serration pulse for every HSYNC pulse. In
Interlaced mode equalization and serration pulses will be
output during the VBLANK period of every odd and even
field. Interlaced Single Equalization and Serration mode is
not possible with this part.
Bits 5–8
Bits 5 through 8 control the polarity of the outputs. A value of
zero in these bit locations indicates an output pulse active
LOW. A value of 1 indicates an active HIGH pulse.
B5 —
VCBLANK Polarity
B6 —
VCSYNC Polarity
B7 —
HBLHDR Polarity
B8 —
HSYNVDR Polarity
Bits 9–11
Bits 9 through 11 enable several different features of the de-
vice.
B9 —
Enable Equalization/Serration Pulses (0)
Disable Equalization/Serration Pulses (1)
B10 —
Disable System Clock (0)
Enable System Clock (1)
Default values for B10 are “0” in the ’ACT715/
LM1882 and “1” in the ’ACT715-R/LM1882-R.
B11 —
Disable Counter Test Mode (0)
Enable Counter Test Mode (1)
This bit is not intended for the user but is for internal
testing only.
HORIZONTAL INTERVAL REGISTERS
The Horizontal Interval Registers determine the number of
clock cycles per line and the characteristics of the Horizontal
Sync and Blank pulses.
REG1 —
Horizontal Front Porch
REG2 —
Horizontal Sync Pulse End Time
REG3 —
Horizontal Blanking Width
REG4 —
Horizontal Interval Width
# of Clocks per
Line
VERTICAL INTERVAL REGISTERS
The Vertical Interval Registers determine the number of lines
per frame, and the characteristics of the Vertical Blank and
Sync Pulses.
REG5 —
Vertical Front Porch
REG6 —
Vertical Sync Pulse End Time
REG7 —
Vertical Blanking Width
REG8 —
Vertical Interval Width
# of Lines per Frame
EQUALIZATION AND SERRATION PULSE
SPECIFICATION REGISTERS
These registers determine the width of equalization and ser-
ration pulses and the vertical interval over which they occur.
REG 9 —
Equalization Pulse Width End Time
REG10 — Serration Pulse Width End Time
REG11 — Equalization/Serration Pulse Vertical
Interval Start Time
REG12 — Equalization/Serration Pulse Vertical
Interval End Time
VERTICAL INTERRUPT SPECIFICATION REGISTERS
These Registers determine the width of the Vertical Interrupt
signal if used.
REG13 —
Vertical Interrupt Activate Time
REG14 —
Vertical Interrupt Deactivate Time
CURSOR LOCATION REGISTERS
These 4 registers determine the cursor position location, or
they generate separate Horizontal and Vertical Gating sig-
nals.
REG15 —
Horizontal Cursor Position Start Time
REG16 —
Horizontal Cursor Position End Time
REG17 —
Vertical Cursor Position Start Time
REG18 —
Vertical Cursor Position End Time
Signal Specification
HORIZONTAL SYNC AND BLANK
SPECIFICATIONS
All horizontal signals are defined by a start and end time.
The start and end times are specified in number of clock
cycles per line. The start of the horizontal line is considered
pulse 1 not 0. All values of the horizontal timing registers are
referenced to the falling edge of the Horizontal Blank signal
(see
Figure 1). Since the first CLOCK edge, CLOCK #1,
causes the first falling edge of the Horizontal Blank reference
pulse, edges referenced to this first Horizontal edge are n +
1 CLOCKs away, where “n” is the width of the timing in ques-
tion. Registers 1, 2, and 3 are programmed in this manner.
The horizontal counters start at 1 and count until HMAX. The
value of HMAX must be divisible by 2. This limitation is im-
www.national.com
3


Số phần tương tự - LM1882-R

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
National Semiconductor ...
LM1882-RCM NSC-LM1882-RCM Datasheet
340Kb / 16P
   Programmable Video Sync Generator
LM1882-RCN NSC-LM1882-RCN Datasheet
340Kb / 16P
   Programmable Video Sync Generator
More results

Mô tả tương tự - LM1882-R

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715_07 Datasheet
451Kb / 18P
   Programmable Video Sync Generator
74ACT715 FAIRCHILD-74ACT715_1 Datasheet
429Kb / 18P
   Programmable Video Sync Generator
logo
National Semiconductor ...
LM1882 NSC-LM1882 Datasheet
340Kb / 16P
   Programmable Video Sync Generator
logo
Fairchild Semiconductor
74ACT715 FAIRCHILD-74ACT715 Datasheet
127Kb / 14P
   Programmable Video Sync Generator
logo
Harris Corporation
CD22402 HARRIS-CD22402 Datasheet
76Kb / 11P
   Sync Generator for TV Applications and Video Processing Systems
logo
Texas Instruments
LM1881MX TI1-LM1881MX Datasheet
1Mb / 18P
[Old version datasheet]   Video Sync Separator
logo
Siemens Semiconductor G...
SDA9257 SIEMENS-SDA9257 Datasheet
1Mb / 36P
   Clock Sync Generator
logo
National Semiconductor ...
LM1881 NSC-LM1881_06 Datasheet
687Kb / 12P
   Video Sync Separator
logo
NTE Electronics
NTE7049 NTE-NTE7049 Datasheet
30Kb / 3P
   Integrated Circuit CMOS-Sync Generator for TV & Video Processing Systems
logo
NXP Semiconductors
SAA1101 PHILIPS-SAA1101 Datasheet
112Kb / 18P
   Universal sync generator USG
January 1990
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com