công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
BU21025GUL-E2 bảng dữ liệu(PDF) 4 Page - Rohm |
|
BU21025GUL-E2 bảng dữ liệu(HTML) 4 Page - Rohm |
4 / 19 page BU21025GUL TSZ02201-0Y2Y0F300050-1-2 © 2012 ROHM Co., Ltd. All rights reserved. 7.AUG.2012 Rev.002 www.rohm.com TSZ22111・15・001 4/15 Datasheet Datasheet ●2-wire Serial Interface BU21025GUL supports a 2-wire serial interface A device that controls transfer is called a master. A device that controlled by the master is called a slave. BU21025GUL is a slave device. BU21025GUL has a write protocol and a read protocol. The write protocol consists of a start condition, an address byte, a command byte, and a stop condition. The read protocol consists of a start condition, an address byte, one or two data bytes, and a stop condition. Start Condition BU21025GUL recognizes as a start condition that falling edge of SDA while SCL is set “H”. If the start condition is received, BU21025GUL will be in the state that can be transfer and received data. When the start condition is fulfilled, BU21025GUL recognize the (repeated) start condition also in data transfer. Stop Condition BU21025GUL recognizes as a stop condition that rising edge of SDA while SCL is set “H”. If the stop condition is received, BU21025GUL will be in the state that can not be transfer and received data. Data Transfer Data is transferred with the most significant bit (MSB) first and 8-bits long. Each byte has to be followed by an acknowledge bit. A Timing of SDA data receiving is rising edge of SCL. A state of SDA can only change when SCL set to “L”. If SDA is changed while SCL is set “H”, a start or stop condition will recognized by BU21025GUL. Acknowledge Bit (sending) After the master sends a byte to BU21025GUL, an acknowledge bit is used in order that BU21025GUL may return a response to the master. At this time, the master needs to set SDA into a high impedance state. When BU21025GUL receives effectively data, it sets SDA to “L” (ACK). Otherwise SDA is set to “H” (NACK). Acknowledge Bit (receiving) After the master receives a byte from BU21025GUL, an acknowledge bit is used for judgment of whether BU21025GUL continues data transfer. In this case, the master needs to set SDA. When SDA is set to “L” (ACK), BU21025GUL continues data transfer. When SDA is set to “H” (NACK), BU21025GUL ends data transfer. Address Byte BU21025GUL recognizes one byte data as an address byte after a start condition. The address byte is consisted a 7-bit slave address and a read-write bit. If a received slave address is matched with its one, BU21025GUL issues an acknowledge to the master. Otherwise BU21025GUL doesn’t issue an acknowledge to the master and stops data transfer. Upper 5 bits of the 7-bit slave address are “10010”. And lower 2 bits of the 7-bit slave address are programmable by AD1 and AD0. The read-write bit (R/WB) determines direction. When it is ‘1’, the master reads from BU21025GUL. When it is ‘0’, the master writes to BU21025GUL. Table 1. Address Byte BIT MSB 7 6 5 4 3 2 1 LSB 0 NAME S6 S5 S4 S3 S2 S1 S0 R/WB SLAVE 1 0 0 1 0 AD1 AD0 - BIT 7-1 : S6-0 Slave address BIT 0 : R/WB 0: The master writes to BU21025GUL 1: The master reads from BU21025GUL. |
Số phần tương tự - BU21025GUL-E2 |
|
Mô tả tương tự - BU21025GUL-E2 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |