công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD5354 bảng dữ liệu(PDF) 10 Page - Asahi Kasei Microsystems

tên linh kiện AD5354
Giải thích chi tiết về linh kiện  Low Power 20bit ADC with PGA
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AKM [Asahi Kasei Microsystems]
Trang chủ  http://www.akm.com
Logo AKM - Asahi Kasei Microsystems

AD5354 bảng dữ liệu(HTML) 10 Page - Asahi Kasei Microsystems

Back Button AD5354 Datasheet HTML 6Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 7Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 8Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 9Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 10Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 11Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 12Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 13Page - Asahi Kasei Microsystems AD5354 Datasheet HTML 14Page - Asahi Kasei Microsystems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
ASAHI KASEI
[AK5354]
MS0054-E-02
2004/12
- 10 -
System Reset & Offset Calibration
The AK5354 should be reset once by bringing PDN pin “L” after power-up. The control register values are initialized by
PDN “L”.
Offset calibration starts by PDN pin “L” to “H”. It takes 4128/fs to offset calibration cycle. During offset calibration, the
ADC digital data outputs of both channels are forced to a 2’s compliment “0”. Output data of settles data equivalent for
analog input signal after offset calibration. IPGA is set MUTE during offset calibration and after offset calibration.
As a normal offset calibration may not be executed, nothing write at address 01H during offset calibration.
When offset calibration is executed once, the calibration memory is held even if each block is powered down (PM0 = “0”
or PM1 = “0”) by power management bits.
The clocks may be stopped.
4128/fs
PDN pin
Power Supply
ADC Internal
State
Control register
External clocks
AIN
SDTO
PD
PDN pin m ay be “L” at power-up.
CAL
Normal
GD
GD
GD (1)
“0”data
(3) “0”data
(2)
PM
(1)
Idle Noise
Normal
INIT-2
Norm al
Inhibit-1
Inhibit-2
Norm al
(5)
4128/fs
INIT-1
(5)
W rite to register
(4)
Figure 8. Power up / Power down Timing Example
• PD:
Power-down state. ADC is output “0”.
• PM:
Power-down state by Power Management bit. ADC is output “0”.
• CAL:
During offset calibration cycle. IPGA is set MUTE state.
• INIT-1:
Initializing all control registers.
• Inhibit-1: Inhibits writing to all control registers.
• Inhibit-2: Enable writing to control registers except address 01H.
Note: See “Register Definitions” about the condition of each register.
(1). Digital output corresponding to analog input and analog output corresponding to digital input have the group delay
(GD). Output signal gradually comes to settle to input signal during a group delay.
(2). If the analog signal does not be input, digital outputs have the offset to op-amp of input and some offset error of a
internal ADC.
(3). ADC output is “0” at power down.
(4). This figure shows that MUTE of IPGA is canceled during offset calibration. If MUTE of IPGA is canceled, SDTO
outputs Idle Noise.
(5). When the external clocks (MCLK, BCLK and LRCK) are stopped, the AK5354 should be in the power down
(PDN pin = “L” or PM1 bit = “0”) mode.


Số phần tương tự - AD5354

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD535 AD-AD535 Datasheet
1Mb / 6P
   INTERNALLY TRIMMED INTEGRATED CIRCUIT DIVIDER
AD53500 AD-AD53500 Datasheet
101Kb / 7P
   High Speed, High Current Capability Pin Driver
REV. 0
AD53500JRP AD-AD53500JRP Datasheet
101Kb / 7P
   High Speed, High Current Capability Pin Driver
REV. 0
AD53500 AD-AD53500_15 Datasheet
105Kb / 7P
   High Speed, High Current Capability Pin Driver
REV. 0
AD53508 AD-AD53508 Datasheet
125Kb / 8P
   PPMU Circuit
REV. 0
More results

Mô tả tương tự - AD5354

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Asahi Kasei Microsystem...
AK5354 AKM-AK5354_04 Datasheet
155Kb / 19P
   Low Power 20bit ?誇 ADC with PGA
AK5356 AKM-AK5356 Datasheet
156Kb / 22P
   LOW POWER 20BIT ADC WITH MIC AMP & PGA
AK4562 AKM-AK4562 Datasheet
167Kb / 29P
   LOW POWER 20BIT CODEC WITH PGA
AK5354 AKM-AK5354 Datasheet
109Kb / 19P
   LOW POWER 20 BIT ADC WITH PGA
logo
Wolfson Microelectronic...
WM8200 WOLFSON-WM8200 Datasheet
161Kb / 15P
   40MSPS ADC with PGA
logo
Asahi Kasei Microsystem...
AK4522 AKM-AK4522 Datasheet
134Kb / 18P
   20BIT STEREO ADC & DAC
logo
Analog Devices
AD1556 AD-AD1556_15 Datasheet
435Kb / 24P
   24-Bit ADC with Low Noise PGA
REV. B
AD1555 AD-AD1555 Datasheet
429Kb / 24P
   24-Bit ADC WITH LOW NOISE PGA
REV. B
AD1555APZRL AD-AD1555APZRL Datasheet
435Kb / 24P
   24-Bit - ADC with Low Noise PGA
REV. B
AD1555 AD-AD1555_15 Datasheet
435Kb / 24P
   24-Bit ADC with Low Noise PGA
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com