công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD5354 bảng dữ liệu(PDF) 10 Page - Asahi Kasei Microsystems |
|
AD5354 bảng dữ liệu(HTML) 10 Page - Asahi Kasei Microsystems |
10 / 19 page ASAHI KASEI [AK5354] MS0054-E-02 2004/12 - 10 - System Reset & Offset Calibration The AK5354 should be reset once by bringing PDN pin “L” after power-up. The control register values are initialized by PDN “L”. Offset calibration starts by PDN pin “L” to “H”. It takes 4128/fs to offset calibration cycle. During offset calibration, the ADC digital data outputs of both channels are forced to a 2’s compliment “0”. Output data of settles data equivalent for analog input signal after offset calibration. IPGA is set MUTE during offset calibration and after offset calibration. As a normal offset calibration may not be executed, nothing write at address 01H during offset calibration. When offset calibration is executed once, the calibration memory is held even if each block is powered down (PM0 = “0” or PM1 = “0”) by power management bits. The clocks may be stopped. 4128/fs PDN pin Power Supply ADC Internal State Control register External clocks AIN SDTO PD PDN pin m ay be “L” at power-up. CAL Normal GD GD GD (1) “0”data (3) “0”data (2) PM (1) Idle Noise Normal INIT-2 Norm al Inhibit-1 Inhibit-2 Norm al (5) 4128/fs INIT-1 (5) W rite to register (4) Figure 8. Power up / Power down Timing Example • PD: Power-down state. ADC is output “0”. • PM: Power-down state by Power Management bit. ADC is output “0”. • CAL: During offset calibration cycle. IPGA is set MUTE state. • INIT-1: Initializing all control registers. • Inhibit-1: Inhibits writing to all control registers. • Inhibit-2: Enable writing to control registers except address 01H. Note: See “Register Definitions” about the condition of each register. (1). Digital output corresponding to analog input and analog output corresponding to digital input have the group delay (GD). Output signal gradually comes to settle to input signal during a group delay. (2). If the analog signal does not be input, digital outputs have the offset to op-amp of input and some offset error of a internal ADC. (3). ADC output is “0” at power down. (4). This figure shows that MUTE of IPGA is canceled during offset calibration. If MUTE of IPGA is canceled, SDTO outputs Idle Noise. (5). When the external clocks (MCLK, BCLK and LRCK) are stopped, the AK5354 should be in the power down (PDN pin = “L” or PM1 bit = “0”) mode. |
Số phần tương tự - AD5354 |
|
Mô tả tương tự - AD5354 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |