công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MC100EP16VCDTG bảng dữ liệu(PDF) 1 Page - ON Semiconductor |
|
MC100EP16VCDTG bảng dữ liệu(HTML) 1 Page - ON Semiconductor |
1 / 10 page © Semiconductor Components Industries, LLC, 2016 August, 2016 − Rev. 8 1 Publication Order Number: MC10EP16VC/D MC100EP16VC 3.3V / 5V ECL Differential Receiver/Driver with High Gain and Enable Output Description The EP16VC is a differential receiver/driver. The device is functionally equivalent to the EP16 and LVEP16 devices but with high gain and enable output. The EP16VC provides an EN input which is synchronized with the data input (D) signal in a way that provides glitchless gating of the QHG and QHG outputs. When the EN signal is LOW, the input is passed to the outputs and the data output equals the data input. When the data input is HIGH and EN goes HIGH, it will force the QHG LOW and the QHG HIGH on the next negative transition of the data input. If the data input is LOW when the EN goes HIGH, the next data transition to a HIGH is ignored and QHG remains LOW and QHG remains HIGH. The next positive transition of the data input is not passed on to the data outputs under these conditions. The QHG and QHG outputs remain in their disabled state as long as the EN input is held HIGH. The EN input has no influence on the Q output and the data input is passed on (inverted) to this output whether EN is HIGH or LOW. This configuration is ideal for crystal oscillator applications where the oscillator can be free running and gated on and off synchronously without adding extra counts to the output. The VBB/D pin is internally dedicated and available for differential interconnect. VBB/D may rebias AC coupled inputs. When used, decouple VBB/D and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 1.5 mA. When not used, VBB/D should be left open. The 100 Series contains temperature compensation. Features • 310 ps Typical Prop Delay Q, 380 ps Typical Prop Delay QHG, QHG • Gain > 200 • Maximum Frequency > 3 GHz Typical • PECL Mode Operating Range: ♦ VCC = 3.0 V to 5.5 V with VEE = 0 V • NECL Mode Operating Range: ♦ VCC = 0 V with VEE = −3.0 V to −5.5 V • Open Input Default State • QHG Output Will Default LOW with D Inputs Open or at VEE • VBB Output • These Devices are Pb-Free, Halogen Free and are RoHS Compliant A = Assembly Location L = Wafer Lot Y = Year W = Work Week M = Date Code G = Pb-Free Package MARKING DIAGRAMS* ALYWG G KP66 1 8 www.onsemi.com KEP66 ALYW G 1 8 14 (Note: Microdot may be in either location) ORDERING INFORMATION Device Package Shipping† MC100EP16VCDG SOIC−8NB (Pb-Free) 98 Units/Tube MC100EP16VCDR2G SOIC−8NB (Pb-Free) 2500/Tape & Reel TSSOP−8 (Pb-Free) MC100EP16VCDTR2G 2500/Tape & Reel TSSOP−8 (Pb-Free) MC100EP16VCDTG 100 Units/Tube DFN−8 (Pb-Free) MC100EP16VCMNR4G 1000/Tape & Reel †For information on tape and reel specifications, in- cluding part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *For additional marking information, refer to Application Note AND8002/D. SOIC−8NB D SUFFIX CASE 751−07 TSSOP−8 DT SUFFIX CASE 948R−02 1 8 1 8 DFN−8 MN SUFFIX CASE 506AA |
Số phần tương tự - MC100EP16VCDTG |
|
Mô tả tương tự - MC100EP16VCDTG |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |