công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS5204IPFBR bảng dữ liệu(PDF) 9 Page - Texas Instruments

tên linh kiện ADS5204IPFBR
Giải thích chi tiết về linh kiện  DUAL 10 BIT 40MSPS LOW POWER ANALOG TO DIGITAL CONVERTER WITH PGA
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADS5204IPFBR bảng dữ liệu(HTML) 9 Page - Texas Instruments

Back Button ADS5204IPFBR Datasheet HTML 5Page - Texas Instruments ADS5204IPFBR Datasheet HTML 6Page - Texas Instruments ADS5204IPFBR Datasheet HTML 7Page - Texas Instruments ADS5204IPFBR Datasheet HTML 8Page - Texas Instruments ADS5204IPFBR Datasheet HTML 9Page - Texas Instruments ADS5204IPFBR Datasheet HTML 10Page - Texas Instruments ADS5204IPFBR Datasheet HTML 11Page - Texas Instruments ADS5204IPFBR Datasheet HTML 12Page - Texas Instruments ADS5204IPFBR Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
ADS5204
SBAS268A – JUNE 2002 – REVISED JULY 2002
www.ti.com
9
TIMING DIAGRAMS (Cont.)
SCLK
CS
SDI
1
23
4
15
16
D15
D14
D13
D12
D01
D00
D00
t
SU(CS_CK)
t
SU(D)
t
H(D)
t
SU(C16_CS)
t
WH
t
WL
t
WH(CS)
Figure 5. Serial Data Write.
Table 1. Register Configuration
PGA4
B
15
TWOS
14
13
12
11
10
987
6543
210
PGA0
A
PGA1
A
PGA2
A
PGA3
A
PGA4
A
PGA1
B
PGA2
B
PGA3
B
0
0
Always write 0
SELB
MODE
PGA0
B
Reserved
Default (power-up) condition for this register is all bits = 0.
The user register is updated on either the first rising edge
of SCLK after the 16th falling edge or CS rising, whichever
comes first. Raising CS before 16 falling SCLK edges
have been seen is an incomplete write error and no
register update will occur. The PGA gain settings are
resynchronized to the internal data conversion clock to
avoid data glitches caused by changing gain settings
while sampling the inputs.
PGA gain control data is applied to the PGAs on the
second falling edge of the ADC sample clock
(CLK40INT) after a successful register write. This
resynchronization ensures that no analog glitch occurs
even when SCLK is asynchronous to CLK.
Note that only the PGA data is resynchronized. The
TWOS, MODE, and SELB register bits take effect
immediately after a successful register write.
OUTPUT DATA FORMAT
The output data format can either be in Binary Two’s
Complement ouput mode or in unsigned binary mode,
which affects both A and B channels.
TWOS – Binary Two’s Complement Mode:
0 – Unsigned Binary
1 – Binary Two’s Complement Output.


Số phần tương tự - ADS5204IPFBR

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
ADS5204IPFBRG4Q1 TI1-ADS5204IPFBRG4Q1 Datasheet
964Kb / 25P
[Old version datasheet]   DUAL 10-BIT 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH PGA
ADS5204IPFBRQ1 TI1-ADS5204IPFBRQ1 Datasheet
964Kb / 25P
[Old version datasheet]   DUAL 10-BIT 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH PGA
More results

Mô tả tương tự - ADS5204IPFBR

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
ADS5203 TI-ADS5203 Datasheet
476Kb / 15P
[Old version datasheet]   DUAL 10-BIT 40MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER
ADS5204-Q1 TI1-ADS5204-Q1 Datasheet
964Kb / 25P
[Old version datasheet]   DUAL 10-BIT 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH PGA
DAC2932 TI1-DAC2932 Datasheet
829Kb / 29P
[Old version datasheet]   Dual, 12-Bit, 40MSPS Digital-to-analog Converter
logo
Burr-Brown (TI)
DAC2932 BURR-BROWN-DAC2932 Datasheet
343Kb / 24P
   DUAL 12-BIT 40MSPS DIGITAL TO ANALOG CONVERTER
ADS5231 BURR-BROWN-ADS5231 Datasheet
571Kb / 26P
   Dual, 12-Bit, 40MSPS, 3.3V Analog-to-Digital Converter
logo
Texas Instruments
ADS5203 TI1-ADS5203_15 Datasheet
886Kb / 18P
[Old version datasheet]   Dual 10-Bit 40MPS Low-power ANALOG-TO-DIGITAL CONVERTER
THS1041 TI-THS1041 Datasheet
509Kb / 37P
[Old version datasheet]   10-Bit, 40-MSPS ANALOG-TO-DIGITAL CONVERTER WITH PGA AND CLAMP
THS1041 TI1-THS1041_15 Datasheet
960Kb / 42P
[Old version datasheet]   10-Bit, 40-MSPS ANALOG-TO-DIGITAL CONVERTER WITH PGA AND CLAMP
ADS5120 TI-ADS5120 Datasheet
325Kb / 18P
[Old version datasheet]   8-Channel, 10-Bit, 40MSPS, 1.8V CMOS ANALOG-TO-DIGITAL CONVERTER
ADS5121 TI1-ADS5121_13 Datasheet
494Kb / 21P
[Old version datasheet]   8-Channel, 10-Bit, 40MSPS, 1.8V CMOS ANALOG-TO-DIGITAL CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com