công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SN74V273 bảng dữ liệu(PDF) 5 Page - Texas Instruments

tên linh kiện SN74V273
Giải thích chi tiết về linh kiện  3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74V273 bảng dữ liệu(HTML) 5 Page - Texas Instruments

  SN74V273 Datasheet HTML 1Page - Texas Instruments SN74V273 Datasheet HTML 2Page - Texas Instruments SN74V273 Datasheet HTML 3Page - Texas Instruments SN74V273 Datasheet HTML 4Page - Texas Instruments SN74V273 Datasheet HTML 5Page - Texas Instruments SN74V273 Datasheet HTML 6Page - Texas Instruments SN74V273 Datasheet HTML 7Page - Texas Instruments SN74V273 Datasheet HTML 8Page - Texas Instruments SN74V273 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 52 page
background image
SN74V263, SN74V273, SN74V283, SN74V293
8192
× 18, 16384 × 18, 32768 × 18, 65536 × 18
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS669D – JUNE 2001 – REVISED FEBRUARY 2003
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description (continued)
Also, the timing modes of PAE and PAF outputs can be selected. Timing modes can be set to be either
asynchronous or synchronous for PAE and PAF.
If the asynchronous PAE/PAF configuration is selected, PAE is asserted low on the low-to-high transition of
RCLK. PAE is reset to high on the low-to-high transition of WCLK. Similarly, PAF is asserted low on the
low-to-high transition of WCLK, and PAF is reset to high on the low-to-high transition of RCLK.
If the synchronous PAE/PAF configuration is selected , PAE is asserted and updated on the rising edge of RCLK
only and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only and not RCLK.
The desired mode is configured during master reset by the state of the programmable-flag mode (PFM) pin.
The retransmit function allows data to be reread from the FIFO more than once. A low on the RT input during
a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory
array. Zero-latency retransmit timing mode can be selected using the retransmit timing mode (RM). During
master reset, a low on RM selects zero-latency retransmit. A high on RM during master reset selects normal
latency.
If zero-latency retransmit operation is selected, the first data word to be retransmitted is placed on the output
register with respect to the same RCLK edge that initiated the retransmit, if RT is low.
During master reset (MRS), the functions for all the operating modes are programmed. These include FWFT
or standard timing, input bus width, output bus width, big endian or little endian, retransmit mode,
programmable-flag operating and programming method, programmable-flag default offsets, and interspersed
parity select. The read and write pointers are set to the first location of the FIFO. Then, based on the selected
timing mode, EF is set low or OR is set high and FF is set high or IR is set low. Also, PAE is set low, PAF is set
high, and HF is set high. The Q outputs are set low.
Partial reset (PRS) also sets the read and write pointers to the first location of the memory. However, the timing
mode, programmable-flag programming method, default or programmed offset settings, input and output bus
widths, big endian/little endian, interspersed parity select, and retransmit mode existing before partial reset is
asserted remain unchanged. The flags are updated according to the timing mode and offsets in effect. PRS is
useful for resetting a device in mid-operation when reprogramming programmable flags and other functions
would be undesirable.


Số phần tương tự - SN74V273

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74V273 TI-SN74V273 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-10GGM TI-SN74V273-10GGM Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-10PZA TI-SN74V273-10PZA Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-15GGM TI-SN74V273-15GGM Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V273-15PZA TI-SN74V273-15PZA Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
More results

Mô tả tương tự - SN74V273

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74V263-EP TI1-SN74V263-EP Datasheet
702Kb / 49P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT72211L15RJ TI-SN74ACT72211L15RJ Datasheet
305Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES
SN74ACT72211L TI1-SN74ACT72211L Datasheet
327Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI-SN74ALVC3631 Datasheet
448Kb / 28P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7203L TI1-SN74ACT7203L Datasheet
327Kb / 22P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI1-SN74ALVC3631_07 Datasheet
476Kb / 29P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
logo
Fairchild Semiconductor
AM3341 FAIRCHILD-AM3341 Datasheet
407Kb / 6P
   64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES
logo
List of Unclassifed Man...
TDC1030 ETC1-TDC1030 Datasheet
226Kb / 14P
   FIRST-IN FIRST-OUT MEMORY
logo
Texas Instruments
SN74V263 TI-SN74V263 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7882-20FN TI1-SN74ACT7882-20FN Datasheet
254Kb / 18P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com