 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LM98620 bảng dữ liệu(PDF) 6 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
LM98620 bảng dữ liệu(HTML) 6 Page - Texas Instruments |
|
|
6 / 69 page  Vreg + + + VDDD VDDA VDDLVDS + VIN + LM98620 SNAS426C – FEBRUARY 2008 – REVISED MAY 2014 www.ti.com 6.2 Handling Ratings MIN MAX UNIT Tstg Storage temperature range –65 150 °C Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, 2500 all pins(3) V(ESD) (1) (2) Electrostatic discharge Machine Model (MM) 250 V Charged device model (CDM), per JEDEC specification 1000 JESD22-C101, all pins(4) (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device. (2) Human body model, 100 pF discharged through a 1.5 k Ω resistor. Machine model, 200 pF discharged directly into each pin. Charged device model (CDM) simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged. (a) Higher 7500V human body model rating and 750V machine model rating for the following pins: SHP, SHD, CLPIN, BLKCLP, AGC_ONB, OVPB, MCLK, RESETB, SENB, SCLK, SDI, SDO, TXCLK1, TXCLK2, TXOUTA1, TXOUTB1, TXOUTC1, TXOUTA2, TXOUTB2, TXOUTC2. (3) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (4) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.3 Recommended Operating Conditions Over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT Analog Supply Voltage Range +3.0 +3.6 V Digital Supply Voltage Range +3.0 +3.6 V LVDS Supply Voltage Range +3.0 +3.6 V VDDD ≥ VDDA, V DC Power Supply Voltage Relationships(1) VDDD ≥ VDDLVDS Voltage at any Digital I/O pin 0 VDDD V Voltage at any Analog Input pin 0 VDDA V Voltage at any LVDS I/O pin VDDLV V 0 DS (1) Static voltage levels on VDDD must be at the same voltage or slightly higher than VDDLVDS or VDDA. Therefore, driving all three power supplies from a common linear voltage regulator is recommended. Please see Figure 1. Figure 1. Recommended Setup 6 Submit Documentation Feedback Copyright © 2008–2014, Texas Instruments Incorporated Product Folder Links: LM98620 |
Số phần tương tự - LM98620 |
|
Mô tả tương tự - LM98620 |
|
|
Link URL |
| Chính sách bảo mật |
| ALLDATASHEET.VN |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
