công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LM25069 bảng dữ liệu(PDF) 2 Page - Texas Instruments |
|
|
LM25069 bảng dữ liệu(HTML) 2 Page - Texas Instruments |
2 / 29 page 1 2 3 4 5 10 9 8 7 6 UVLO/EN OVLO PWR GND TIMER PGD OUT VIN SENSE GATE LM25069 SNVS607E – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Connection Diagram Figure 2. Top View 10-Lead VSSOP PIN DESCRIPTIONS Pin # Name Description Applications Information 1 SENSE Current sense input The voltage across the current sense resistor (RS) is measured from VIN to this pin. If the voltage across RS reaches 50mV the load current is limited and the fault timer activates. 2 VIN Positive supply input A small ceramic bypass capacitor close to this pin is recommended to suppress transients which occur when the load current is switched off. 3 UVLO/EN Under-voltage lockout An external resistor divider from the system input voltage sets the under-voltage turn- on threshold. An internal 20 µA current source provides hysteresis. The enable threshold at the pin is 1.17V. This pin can also be used for remote shutdown control. 4 OVLO Over-voltage lockout An external resistor divider from the system input voltage sets the over-voltage turn-off threshold. An internal 20 µA current source provides hysteresis. The disable threshold at the pin is 1.16V. 5 GND Circuit ground 6 TIMER Timing capacitor An external capacitor connected to this pin sets the insertion time delay and the Fault Timeout Period. The capacitor also sets the restart timing of the LM25069-2. 7 PWR Power limit set An external resistor connected to this pin, in conjunction with the current sense resistor (RS), sets the maximum power dissipation allowed in the external series pass MOSFET. 8 PGD Power Good indicator An open drain output. When the external MOSFET VDS decreases below 1.3V, the PGD indicator is active (high). When the external MOSFET VDS increases above 1.9V the PGD indicator switches low. 9 OUT Output feedback Connect to the output rail (external MOSFET source). Internally used to determine the MOSFET VDS voltage for power limiting, and to control the PGD indicator. 10 GATE Gate drive output Connect to the external MOSFET’s gate. This pin's voltage is limited at 19.5V above ground. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 2 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated Product Folder Links: LM25069 |
Số phần tương tự - LM25069 |
|
Mô tả tương tự - LM25069 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |