công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD5346BCP-REEL7 bảng dữ liệu(PDF) 9 Page - Analog Devices |
|
AD5346BCP-REEL7 bảng dữ liệu(HTML) 9 Page - Analog Devices |
9 / 24 page AD5346/AD5347/AD5348 Rev. 0 | Page 9 of 24 AD5348 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TOP VIEW (Not to Scale) 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 AD5348 LDAC A1 A0 WR CS AGND VOUTD VREFCD VREFEF VREFGH VOUTC VOUTB VOUTA VREFAB PD VDD DB4 DB5 DB6 CLR GAIN DB11 DB10 DB7 DB8 DB9 12-BIT VOUTH VOUTG VOUTF VOUTE DGND A2 RD BUF DB2 DB0 DB3 DB1 Figure 9. AD5348 Pin Configuration—TSSOP 11 12 13 14 15 16 17 18 19 20 1 2 3 4 5 6 7 8 9 10 30 29 28 27 26 25 24 23 22 21 40 39 38 37 36 35 34 33 32 31 CS AGND VOUTD VOUTC VOUTB VOUTA DB4 DB5 DB6 DB11 DB10 DB7 DB8 DB9 VOUTH VOUTG VOUTF VOUTE RD AGND TOP VIEW (Not to Scale) AD5348 12-BIT Figure 10. AD5348 Pin Configuration—LFCSP Table 7. AD5348 Pin Function Descriptions Pin Number TSSOP LFCSP Mnemonic Function 1 35 VREFGH Reference Input for DACs G and H. 2 36 VREFEF Reference Input for DACs E and F. 3 37 VREFCD Reference Input for DACs C and D. 4 38, 39 VDD Power Supply Pin(s). This part can operate from 2.5 V to 5.5 V, and the supply should be decoupled with a 10 µF capacitor in parallel with a 0.1 µF capacitor to GND. Both VDD pins on the LFCSP package must be at the same potential. 5 40 VREFAB Reference Input for DACs A and B. 6–9, 11–14 1–4, 7–10 VOUTX Output of DAC X. Buffered output with rail-to-rail operation. 10 5, 6 AGND Analog Ground. Ground reference for analog circuitry. 15 11 DGND Digital Ground. Ground reference for digital circuitry. 16 12 BUF Buffer Control Pin. Controls whether the reference input to the DAC is buffered or unbuffered. 17 13 LDAC Active Low Control Input. Updates the DAC registers with the contents of the input registers, which allows all DAC outputs to be simultaneously updated. 18 14 A0 LSB Address Pin. Selects which DAC is to be written to. 19 15 A1 Address Pin. Selects which DAC is to be written to. 20 16 A2 MSB Address Pin. Selects which DAC is to be written to. 21–32 17–28 DB0–DB11 Twelve Parallel Data Inputs. DB11 is the MSB of these 12 bits. 33 29 CS Active Low Chip Select Input. Used in conjunction with WR to write data to the parallel interface, or with RD to read back data from a DAC. 34 30 RD Active Low Read Input. Used in conjunction with CS to read data back from the internal DACs. 35 31 WR Active Low Write Input. Used in conjunction with CS to write data to the parallel interface. 36 32 GAIN Gain Control Pin. Controls whether the output range from the DAC is 0 V to VREF or 0 V to 2 × VREF. 37 33 CLR Asynchronous Active Low Control Input. Clears all input registers and DAC registers to zeros. 38 34 PD Power-Down Pin. This active low control pin puts all DACs into power-down mode. |
Số phần tương tự - AD5346BCP-REEL7 |
|
Mô tả tương tự - AD5346BCP-REEL7 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |