www.ti.com

FEATURES

DESCRIPTION/ORDERING INFORMATION

SN74ALVCH32501

36-BIT UNIVERSAL BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCES144G – OCTOBER 1998 – REVISED OCTOBER 2004

•

±24-mA Output Drive at 3.3 V

•

Member of the Texas Instruments Widebus+™

•

Bus Hold on Data Inputs Eliminates the Need

Family

for External Pullup/Pulldown Resistors

•

UBT™ Transceiver Combines D-Type Latches

•

Latch-Up Performance Exceeds 250 mA Per

and D-Type Flip-Flops for Operation in

JESD 17

Transparent, Latched, or Clocked Mode

•

ESD Protection Exceeds JESD 22

•

Operates From 1.65 V to 3.6 V

– 2000-V Human-Body Model (A114-A)

•

– 200-V Machine Model (A115-A)

This device can be used as two 18-bit transceivers or one 36-bit transceiver. Data flow in each direction is

controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA)

inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low,

the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the

latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is

low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are

complementary (OEAB is active high and OEBA is active low).

pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor

is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors

with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

ORDERABLE PART NUMBER

TOP-SIDE MARKING

LFBGA - GKF

SN74ALVCH32501KR

-40

°C to 85°C

Tape and reel

ACH501

LFBGA - ZKF (Pb-free)

74ALVCH32501ZKFR

(1)

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, UBT are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Copyright © 1998–2004, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.