công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADC12662 bảng dữ liệu(PDF) 2 Page - National Semiconductor (TI) |
|
|
ADC12662 bảng dữ liệu(HTML) 2 Page - National Semiconductor (TI) |
2 / 23 page Connection Diagrams 01187615 Top View 01187629 Top View Pin Descriptions AV CC These are the two positive analog supply inputs. They should always be connected to the same voltage source, but are brought out separately to allow for separate bypass ca- pacitors. Each supply pin should be by- passed to AGND with a 0.1 µF ceramic ca- pacitor in parallel with a 10 µF tantalum capacitor. DV CC This is the positive digital supply input. It should always be connected to the same voltage as the analog supply, AV CC. It should be bypassed to DGND2 with a 0.1 µF ce- ramic capacitor in parallel with a 10 µF tan- talum capacitor. AGND, DGND1, DGND2 These are the power supply ground pins. There are separate analog and digital ground pins for separate bypassing of the analog and digital supplies. The ground pins should be connected to a stable, noise-free system ground. All of the ground pins should be returned to the same potential. AGND is the analog ground for the converter. DGND1 is the ground pin for the digital control lines. DGND2 is the ground return for the output databus. See Section 6.0 LAYOUT AND GROUNDING for more information. DB0–DB11 These are the TRI-STATE output pins, en- abled by RD, CS, and OE. V IN1,VIN2 These are the analog input pins to the multi- plexer. For accurate conversions, no input pin (even one that is not selected) should be driven more than 50 mV below ground or 50 mV above V CC. MUX OUT This is the output of the on-board analog input multiplexer. ADC IN This is the direct input to the 12-bit sampling A/D converter. For accurate conversions, this pin should not be driven more than 50 mV below ground or 50 mV above V CC. S0 This pin selects the analog input that will be connected to the ADC12662 during the con- version. The input is selected based on the state of S0 when EOC makes its high-to-low transition. Low selects V IN1, high selects V IN2. MODE This pin should be tied to DGND1. CS This is the active low Chip Select control input. When low, this pin enables the RD, S/H, and OE inputs. This pin can be tied low. INT This is the active low Interrupt output. When using the Interrupt Interface Mode ( Figure 1), this output goes low when a conversion has been completed and indicates that the con- version result is available in the output latches. This output is always high when RD is held low ( Figure 2). EOC This is the End-of-Conversion control output. This output is low during a conversion. RD This is the active low Read control input. When RD is low (and CS is low), the INT output is reset and (if OE is high) data ap- pears on the data bus. This pin can be tied low. OE This is the active high Output Enable control input. This pin can be thought of as an in- verted version of the RD input (see Figure 6). Data output pins DB0–DB11 are TRI-STATE when OE is low. Data appears on DB0–DB11 only when OE is high and CS and RD are both low. This pin can be tied high. S/H This is the Sample/Hold control input. The analog input signal is held and a new conver- www.national.com 2 |
Số phần tương tự - ADC12662 |
|
Mô tả tương tự - ADC12662 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |