 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SM470R1B1M-HT bảng dữ liệu(PDF) 9 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
SM470R1B1M-HT bảng dữ liệu(HTML) 9 Page - Texas Instruments |
|
|
9 / 79 page  SM470R1B1M-HT www.ti.com SPNS155I – SEPTEMBER 2009 – REVISED JUNE 2015 3 Device Characteristics DEVICE DESCRIPTION CHARACTERISTICS(1) COMMENTS SM470R1B1M MEMORY For the number of memory selects on this device, see Table 8-5, SM470R1B1M Memory Selection Assignment. Pipeline/non-pipeline Flash is pipeline-capable. 1MB flash The B1M RAM is implemented in one 64K array selected by two INTERNAL MEMORY 64KB SRAM memory-select signals (see Table 8-5, SM470R1B1M Memory Selection Assignment ). MSM JTAG security module PERIPHERALS For the device-specific interrupt priority configurations, see Table 8-2, Interrupt Priority. And for the 1K peripheral address ranges and their peripheral selects, see Table 8-7, B1M Peripherals, System Module, and Flash Base Addresses. CLOCK ZPLL Zero-pin PLL has no external loop filter pins. Expansion bus Expansion bus module with 42 pins. Supports 8- and 16-bit EBM memories. See Table 8-3 for details. GENERAL-PURPOSE I/Os Port A has 8 external pins. Port B has only 1 external pin. Port C has 5 external pins. 46 I/O Port D has 6 external pins. Ports E, F, and G each have 8 external pins. Port H has 2 external pins. ECP Yes SCI 3 (3 pin) CAN (HECC and/or SCC) 2 HECC Two HECC SPI (5-pin, 4-pin, or 3-pin) 2 (5 pin) I2C 5 The high-resolution (HR) SHARE feature allows even-numbered HR pins to share the next higher odd-numbered HR pin structures. This HR sharing is independent of whether or not the odd pin is available HET with XOR share 12 I/O externally. If an odd pin is available externally and shared, then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the TMS470R1x High-End Timer (HET) Reference Guide (SPNU199). HET RAM 64-instruction capacity 10-bit, 12-channel Both the logic and registers for a full 16-channel MibADC are MibADC 64-word FIFO present. CORE VOLTAGE 1.8 V I/O VOLTAGE 3.3 V PINS 84 or 144 PACKAGES HFQ, HKP, or PGE (1) This table identifies all the characteristics of the B1M device except the SYSTEM and CPU, which are generic. Copyright © 2009–2015, Texas Instruments Incorporated Device Characteristics 9 Submit Documentation Feedback Product Folder Links: SM470R1B1M-HT |
Số phần tương tự - SM470R1B1M-HT_15 |
|
Mô tả tương tự - SM470R1B1M-HT_15 |
|
|
Link URL |
| Chính sách bảo mật |
| ALLDATASHEET.VN |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
