công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
54191FMQB bảng dữ liệu(PDF) 1 Page - National Semiconductor (TI) |
|
|
54191FMQB bảng dữ liệu(HTML) 1 Page - National Semiconductor (TI) |
1 / 6 page TLF6562 June 1989 54191DM54191DM74191 Synchronous UpDown 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible updown counter The 191 is a 4-bit binary counter Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic This mode of operation eliminates the output counting spikes normally associated with asynchro- nous (ripple clock) counters The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input if the enable input is low A high at the enable input inhibits count- ing Level changes at either the enable input or the down up input should be made only when the clock input is high The direction of the count is determined by the level of the downup input When low the counter counts up and when high it counts down This counter is fully programmable that is the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs The output will change independent of the level of the clock input This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs The clock downup and load inputs are buffered to lower the drive requirement which significantly reduces the num- ber of clock drivers etc required for long parallel words Two outputs have been made available to perform the cas- cading function ripple clock and maximumminimum count The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used or to the clock input if parallel enabling is used The maximumminimum count output can be used to accom- plish look-ahead for high-speed operation Features Y Single downup count control line Y Count enable control input Y Ripple clock output for cascading Y Asynchronously presettable with load control Y Parallel outputs Y Cascadable for n-bit applications Y Alternate MilitaryAerospace device (54191) is avail- able Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TLF6562 – 1 Order Number 54191DMQB 54191FMQB DM54191J DM54191W or DM74191N See NS Package Number J16A N16E or W16A C1995 National Semiconductor Corporation RRD-B30M105Printed in U S A |
Số phần tương tự - 54191FMQB |
|
Mô tả tương tự - 54191FMQB |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |