công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADC32J24IRGZR bảng dữ liệu(PDF) 1 Page - Texas Instruments |
|
|
ADC32J24IRGZR bảng dữ liệu(HTML) 1 Page - Texas Instruments |
1 / 85 page Frequency (MHz) 0 16 32 48 64 80 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 D201 Product Folder Sample & Buy Technical Documents Tools & Software Support & Community ADC32J22, ADC32J23, ADC32J24, ADC32J25 SBAS668A – MAY 2014 – REVISED JUNE 2015 ADC32J2x Dual-Channel, 12-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converter with JESD204B Interface 1 Features 3 Description The ADC32J2x is a high-linearity, ultra-low power, 1 • Dual Channel dual-channel, 12-bit, 50-MSPS to 160-MSPS, analog- • 12-Bit Resolution to-digital converter (ADC) family. The devices are • Single 1.8-V Supply designed specifically to support demanding, high input frequency signals with large dynamic range • Flexible Input Clock Buffer with Divide-by-1, -2, -4 requirements. A clock input divider allows more • SNR = 70.3 dBFS, SFDR = 88 dBc at flexibility for system clock architecture design and the fIN = 70 MHz SYSREF input enables complete system • Ultralow Power Consumption: synchronization. The devices support JESD204B interfaces in order to reduce the number of interface – 227 mW/Ch at 160 MSPS lines, thus allowing for high system integration • Channel Isolation: 105 dB density. The JESD204B interface is a serial interface, • Internal Dither where the data of each ADC are serialized and output • JESD204B Serial Interface: over only one differential pair. An internal phase- locked loop (PLL) multiplies the incoming ADC – Subclass 0, 1, 2 Compliant up to 3.2 Gbps sampling clock by 20 to derive the bit clock that is – Supports One Lane per ADC up to 160 MSPS used to serialize the 12-bit data from each channel. • Support for Multichip Synchronization The devices support subclass 1 with interface speeds up to 3.2 Gbps. • Pin-to-Pin Compatible with 14-Bit Version (ADC32J4X) Device Information(1) • Package: VQFN-48 (7 mm × 7 mm) PART NUMBER PACKAGE BODY SIZE (NOM) ADC32J2X VQFN (48) 7.00 mm × 7.00 mm 2 Applications (1) For all available packages, see the package option addendum • Multi-Carrier, Multi-Mode Cellular Base Stations at the end of the datasheet. • Radar and Smart Antenna Arrays • Munitions Guidance FFT with Dither On • Motor Control Feedback (fS = 160 MSPS, SNR = 70.3 dBFS, fIN = 10 MHz, • Network and Vector Analyzers SFDR = 92.6 dBc) • Communications Test Equipment • Nondestructive Testing • Microwave Receivers • Software Defined Radios (SDRs) • Quadrature and Diversity Radio Receivers 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. |
Số phần tương tự - ADC32J24IRGZR |
|
Mô tả tương tự - ADC32J24IRGZR |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |