công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADAU1372 bảng dữ liệu(PDF) 1 Page - Analog Devices |
|
ADAU1372 bảng dữ liệu(HTML) 1 Page - Analog Devices |
1 / 92 page Quad ADC, Dual DAC, Low Latency, Low Power Codec Data Sheet ADAU1372 FEATURES Low latency, 24-bit ADCs and DACs 102 dB SNR (through PGA and ADC with A-weighted filter) 107 dB dynamic range (through DAC and headphone with A-weighted filter) Serial port sample rates from 8 kHz to 192 kHz 4 single-ended analog inputs, configurable as microphone or line inputs Dual stereo digital microphone inputs Stereo analog audio output, single-ended or differential, configurable as either line output or headphone driver PLL supporting any input clock rate from 8 MHz to 27 MHz Full-duplex, asynchronous sample rate converters (ASRCs) Power supplies Analog and digital input/output of 1.8 V to 3.3 V Low power (15.5 mW) I2C and SPI control interfaces for flexibility 5 multipurpose pins supporting dual stereo digital microphone inputs, mute, push-button volume controls APPLICATIONS Handsets, headsets, and headphones Bluetooth® handsets, headsets, and headphones Personal navigation devices Digital still and video cameras GENERAL DESCRIPTION The ADAU1372 is a codec with four inputs and two outputs, which incorporates asynchronous sample rate converters. Optimized for low latency and low power, the ADAU1372 is ideal for headsets, handsets, and headphones. The ADAU1372 has built-in program- mable gain amplifiers (PGAs); thus, with the addition of just a few passive components and a crystal, the ADAU1372 provides a solution for headset audio needs, microphone preamplifiers, ADCs, DACs, headphone amplifiers, and serial ports for connections to an external DSP. Note that throughout this data sheet, multifunction pins, such as SCL/SCLK, are referred to either by the entire pin name or by a single function of the pin, for example, SCLK, when only that function is relevant. FUNCTIONAL BLOCK DIAGRAM Figure 1. MICROPHONE BIAS GENERATORS MICBIAS0 MICBIAS1 CM DECIMATOR AIN0REF AIN0 PGA DECIMATOR AIN1REF AIN1 PGA AIN2REF AIN2 PGA AIN3REF AIN3 PGA DECIMATOR DECIMATOR DMIC0_1/MP4 DMIC2_3/MP5 DIGITAL MICROPHONE INPUTS INPUT/OUTPUT SIGNAL ROUTING I2C/SPI CONTROL INTERFACE BIDIRECTIONAL ASRCS SERIAL I/O PORT LDO REGULATOR POWER MANAGEMENT PLL CLOCK OSCILLATOR ADC_SDATA1/CLKOUT/MP6 XTALI/MCLKIN XTALO ADAU1372 HPOUTLP/LOUTLP HPOUTLN/LOUTLN HPOUTRP/LOUTRP HPOUTRN/LOUTRN Σ-Δ ADC Σ-Δ ADC Σ-Δ ADC Σ-Δ ADC Σ-Δ DACs Σ-Δ DACs Rev. 0 Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com |
Số phần tương tự - ADAU1372_15 |
|
Mô tả tương tự - ADAU1372_15 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |