công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD9959 bảng dữ liệu(PDF) 6 Page - Analog Devices |
|
AD9959 bảng dữ liệu(HTML) 6 Page - Analog Devices |
6 / 44 page AD9959 Rev. B | Page 6 of 44 Parameter Min Typ Max Unit Test Conditions/Comments Residual Phase Noise @ 100.3 MHz (fOUT) with REFCLK Multiplier Enabled 5× @ 1 kHz Offset −120 dBc/Hz @ 10 kHz Offset −130 dBc/Hz @ 100 kHz Offset −135 dBc/Hz @ 1 MHz Offset −129 dBc/Hz Residual Phase Noise @ 15.1 MHz (fOUT) with REFCLK Multiplier Enabled 20× @ 1 kHz Offset −127 dBc/Hz @ 10 kHz Offset −136 dBc/Hz @ 100 kHz Offset −139 dBc/Hz @ 1 MHz Offset −138 dBc/Hz Residual Phase Noise @ 40.1 MHz (fOUT) with REFCLK Multiplier Enabled 20× @ 1 kHz Offset −117 dBc/Hz @ 10 kHz Offset −128 dBc/Hz @ 100 kHz Offset −132 dBc/Hz @ 1 MHz Offset −130 dBc/Hz Residual Phase Noise @ 75.1 MHz (fOUT) with REFCLK Multiplier Enabled 20× @ 1 kHz Offset −110 dBc/Hz @ 10 kHz Offset −121 dBc/Hz @ 100 kHz Offset −125 dBc/Hz @ 1 MHz Offset −123 dBc/Hz Residual Phase Noise @ 100.3 MHz (fOUT) with REFCLK Multiplier Enabled 20× @ 1 kHz Offset −107 dBc/Hz @ 10 kHz Offset −119 dBc/Hz @ 100 kHz Offset −121 dBc/Hz @ 1 MHz Offset −119 dBc/Hz SERIAL PORT TIMING CHARACTERISTICS Maximum Frequency Serial Clock (SCLK) 200 MHz Minimum SCLK Pulse Width Low (tPWL) 1.6 ns Minimum SCLK Pulse Width High (tPWH) 2.2 ns Minimum Data Setup Time (tDS) 2.2 ns Minimum Data Hold Time 0 ns Minimum CS Setup Time (tPRE) 1.0 ns Minimum Data Valid Time for Read Operation 12 ns MISCELLANEOUS TIMING CHARACTERISTICS MASTER_RESET Minimum Pulse Width 1 Min pulse width = 1 sync clock period I/O_UPDATE Minimum Pulse Width 1 Min pulse width = 1 sync clock period Minimum Setup Time (I/O_UPDATE to SYNC_CLK) 4.8 ns Rising edge to rising edge Minimum Hold Time (I/O_UPDATE to SYNC_CLK) 0 ns Rising edge to rising edge Minimum Setup Time (Profile Inputs to SYNC_CLK) 5.4 ns Minimum Hold Time (Profile Inputs to SYNC_CLK) 0 ns Minimum Setup Time (SDIO Inputs to SYNC_CLK) 2.5 ns Minimum Hold Time (SDIO Inputs to SYNC_CLK) 0 ns Propagation Time Between REF_CLK and SYNC_CLK 2.25 3.5 5.5 ns Profile Pin Toggle Rate 2 Sync clocks CMOS LOGIC INPUTS VIH 2.0 V VIL 0.8 V Logic 1 Current 3 12 μA Logic 0 Current −12 μA Input Capacitance 2 pF |
Số phần tương tự - AD9959_15 |
|
Mô tả tương tự - AD9959_15 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |