công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD5318BRU bảng dữ liệu(PDF) 8 Page - Analog Devices

tên linh kiện AD5318BRU
Giải thích chi tiết về linh kiện  2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD5318BRU bảng dữ liệu(HTML) 8 Page - Analog Devices

Back Button AD5318BRU Datasheet HTML 4Page - Analog Devices AD5318BRU Datasheet HTML 5Page - Analog Devices AD5318BRU Datasheet HTML 6Page - Analog Devices AD5318BRU Datasheet HTML 7Page - Analog Devices AD5318BRU Datasheet HTML 8Page - Analog Devices AD5318BRU Datasheet HTML 9Page - Analog Devices AD5318BRU Datasheet HTML 10Page - Analog Devices AD5318BRU Datasheet HTML 11Page - Analog Devices AD5318BRU Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
AD5308/AD5318/AD5328
Rev. F | Page 8 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SYNC
VDD
VOUTA
VOUTD
VOUTC
VOUTB
LDAC
DIN
GND
VOUTH
VOUTE
VREFABCD
VREFEFGH
VOUTF
VOUTG
SCLK
AD5308/
AD5318/
AD5328
TOP VIEW
(Not to Scale)
Figure 3. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
LDAC
This active low control input transfers the contents of the input registers to their respective DAC registers. Pulsing
this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simul-
taneous updates of all DAC outputs. Alternatively, this pin can be tied permanently low.
2
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges
of the following 16 clocks. If SYNC is taken high before the 16th falling edge, the rising edge of SYNC acts as an
interrupt and the write sequence is ignored by the device.
3
VDD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled with a 10 μF
capacitor in parallel with a 0.1 μF capacitor to GND.
4
VOUTA
Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
5
VOUTB
Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
6
VOUTC
Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
7
VOUTD
Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
8
VREFABCD
Reference Input Pin for DACs A, B, C, and D. It can be configured as a buffered, unbuffered, or VDD input to the four
DACs, depending on the state of the BUF and VDD control bits. It has an input range from 0.25 V to VDD in unbuffered
mode and from 1 V to VDD in buffered mode.
9
VREFEFGH
Reference Input Pin for DACs E, F, G, and H. It can be configured as a buffered, unbuffered, or VDD input to the four
DACs, depending on the state of the BUF and VDD control bits. It has an input range from 0.25 V to VDD in unbuffered
mode and from 1 V to VDD in buffered mode.
10
VOUTE
Buffered Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation.
11
VOUTF
Buffered Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation.
12
VOUTG
Buffered Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation.
13
VOUTH
Buffered Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation.
14
GND
Ground Reference Point for All Circuitry on the Part.
15
DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input. The DIN input buffer is powered down after each write cycle.
16
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can
be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle.


Số phần tương tự - AD5318BRU

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5318BRU AD-AD5318BRU Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5318BRU-REEL AD-AD5318BRU-REEL Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5318BRU-REEL7 AD-AD5318BRU-REEL7 Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5318BRUZ AD-AD5318BRUZ Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5318BRUZ-REEL AD-AD5318BRUZ-REEL Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
More results

Mô tả tương tự - AD5318BRU

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5308 AD-AD5308_1 Datasheet
575Kb / 24P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
REV. D
AD5318 AD-AD5318_15 Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5328 AD-AD5328_15 Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5308 AD-AD5308 Datasheet
308Kb / 19P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
REV. B
AD5308 AD-AD5308_11 Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5328ARUZ AD-AD5328ARUZ Datasheet
408Kb / 28P
   2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP
Rev. F
AD5307 AD-AD5307_15 Datasheet
585Kb / 28P
   2.5 V to 5.5 V, 400 A, Quad Voltage Output, 8-/10-/12-Bit DACs in 16-Lead TSSOP
REV. C
AD5317 AD-AD5317_15 Datasheet
585Kb / 28P
   2.5 V to 5.5 V, 400 A, Quad Voltage Output, 8-/10-/12-Bit DACs in 16-Lead TSSOP
REV. C
AD5327 AD-AD5327_15 Datasheet
585Kb / 28P
   2.5 V to 5.5 V, 400 A, Quad Voltage Output, 8-/10-/12-Bit DACs in 16-Lead TSSOP
REV. C
AD5307BRU AD-AD5307BRU Datasheet
585Kb / 28P
   2.5 V to 5.5 V, 400 關A, Quad Voltage Output, 8-/10-/12-Bit DACs in 16-Lead TSSOP
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com