công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS7825UBG4 bảng dữ liệu(PDF) 8 Page - Texas Instruments

tên linh kiện ADS7825UBG4
Giải thích chi tiết về linh kiện  4 Channel, 16-Bit Sampling CMOS A/D Converter
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADS7825UBG4 bảng dữ liệu(HTML) 8 Page - Texas Instruments

Back Button ADS7825UBG4 Datasheet HTML 4Page - Texas Instruments ADS7825UBG4 Datasheet HTML 5Page - Texas Instruments ADS7825UBG4 Datasheet HTML 6Page - Texas Instruments ADS7825UBG4 Datasheet HTML 7Page - Texas Instruments ADS7825UBG4 Datasheet HTML 8Page - Texas Instruments ADS7825UBG4 Datasheet HTML 9Page - Texas Instruments ADS7825UBG4 Datasheet HTML 10Page - Texas Instruments ADS7825UBG4 Datasheet HTML 11Page - Texas Instruments ADS7825UBG4 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 22 page
background image
8
®
ADS7825
STARTING A CONVERSION
The combination of CS (pin 23) and R/C (pin 22) LOW for
a minimum of 40ns places the sample/hold of the ADS7825
in the hold state and starts conversion ‘n’. BUSY (pin 24)
will go LOW and stay LOW until conversion ‘n’ is com-
pleted and the internal output register has been updated. All
new convert commands during BUSY LOW will be ignored.
CS and/or R/C must go HIGH before BUSY goes HIGH or
a new conversion will be initiated without sufficient time to
acquire a new signal.
The ADS7825 will begin tracking the input signal at the end
of the conversion. Allowing 25
µs between convert com-
mands assures accurate acquisition of a new signal. Refer to
Tables Ia and Ib for a summary of CS, R/C, and BUSY states
and Figures 2 through 6 and Table II for timing information.
CS and R/C are internally OR’d and level triggered. There
is not a requirement which input goes LOW first when
initiating a conversion. If, however, it is critical that CS or
R/C initiates conversion ‘n’, be sure the less critical input is
LOW at least 10ns prior to the initiating input. If EXT/INT
(pin 12) is LOW when initiating conversion ‘n’, serial data
from conversion ‘n – 1’ will be output on SDATA (pin 16)
following the start of conversion ‘n’. See Internal Data
Clock in the Reading Data section.
To reduce the number of control pins, CS can be tied LOW
using R/C to control the read and convert modes. This will
have no effect when using the internal data clock in the serial
output mode. However, the parallel output and the serial
output (only when using an external data clock) will be
affected whenever R/C goes HIGH. Refer to the Reading
Data section and Figures 2, 3, 5, and 6.
TABLE Ia. Read Control for Parallel Data (PAR/SER = 5V.)
INPUTS
OUTPUTS
CS
R/C
BYTE
CONTC
PWRD
BUSY
D7
D6
D5
D4
D3
D2
D1
D0
COMMENTS
1
X
X
X
X
X
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
X
0
X
X
X
X
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
0
1
0
X
X
X
D15
D14
D13
D12
D11
D10
D9
D8
Results from last
(MSB)
completed conversion.
0
1
1
X
X
X
D7
D6
D5
D4
D3
D2
D1
D0
Results from last
(LSB)
completed conversion.
01
XX
X
↑↓
↑↓
↑↓↑↓↑↓
↑↓↑↓↑↓
Data will change at the
end of a conversion.
D4
D3
D2
D1
D0
CS
R/C
CONTC PWRD
BUSY
D7, D6, D5 EXT/INT
SYNC
DATACLK
SDATA
TAG
Input
Input
Input
Input
Output
Output
Input
Output
I/O
Output
Input COMMENTS
1
X
X
X
1
Hi-Z
LOW
LOW
Output
Hi-Z
X
X
0
X
X
1
Hi-Z
LOW
LOW
Output
Hi-Z
X
0
0
X
1
HI-Z
LOW
LOW
Output
Output
X
Starts transmission of data from previous
conversion on SDATA synchronized to 16
pulses output on DATACLK.
0
0
X
1
Hi-Z
LOW
LOW
Output
Output
X
Starts transmission of data from previous
conversion on SDATA synchronized to 16
pulses output on DATACLK.
0
1
0
X
X
Hi-Z
HIGH
LOW
Input
Output
Input The level output on SDATA will be the level
input on TAG 16 DATACLK input cycles.
0
10X
Hi-Z
HIGH
LOW
Input
Output
Input At the end of the conversion, when BUSY
rises, data from the conversion will be shifted
into the output registers. If DATACLK is HIGH,
valid data will be lost.
0
0
X
1
Hi-Z
HIGH
LOW
Input
Output
X
Initiates transmission of a HIGH pulse on
SYNC followed by data from last completed
conversion on SDATA synchronized to the
input on DATACLK.
1
0
X
1
Hi-Z
HIGH
LOW
Input
Output
X
Initiates transmission of a HIGH pulse on
SYNC followed by data from last completed
conversion on SDATA synchronized to the
input on DATACLK.
00
1
0
Hi-Z
LOW
LOW
Output
Output
X
Starts transmission of data from previous
conversion on SDATA synchronized to 16
pulses output on DATACLK
1
X
X
X
Hi-Z
HIGH
Output
Input
Output
X
SDATA becomes active. Inputs on DATACLK
shift out data.
0
X
X
X
Hi-Z
HIGH
Output
Input
Output
X
SDATA becomes active. Inputs on DATACLK
shift out data.
0
1
X
X
Hi-Z
LOW
LOW
Output
Output
X
Restarts continuous conversion mode (n – 1 data
transmitted when BUSY is LOW).
0
1
X
X
Hi-Z
LOW
LOW
Output
Output
X
Restarts continuous conversion mode (n – 1 data
transmitted when BUSY is LOW).
TABLE Ib. Read Control for Serial Data (PAR/SER = 0V.)


Số phần tương tự - ADS7825UBG4

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7825UB BURR-BROWN-ADS7825UB Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
More results

Mô tả tương tự - ADS7825UBG4

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7825 BURR-BROWN-ADS7825 Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
logo
Texas Instruments
ADS7824 TI1-ADS7824_14 Datasheet
813Kb / 22P
[Old version datasheet]   4 Channel, 12-Bit Sampling CMOS A/D Converter
logo
Burr-Brown (TI)
ADS7824 BURR-BROWN-ADS7824 Datasheet
344Kb / 16P
   4 Channel, 12-Bit Sampling CMOS A/D Converter
logo
Texas Instruments
ADS7824 TI1-ADS7824_15 Datasheet
808Kb / 21P
[Old version datasheet]   4 Channel, 12-Bit Sampling CMOS A/D Converter
logo
API Technologies Corp
MN6500 APITECH-MN6500 Datasheet
1Mb / 8P
   16-bit, 100kHz Sampling A/D Converter
logo
Burr-Brown (TI)
ADC701 BURR-BROWN-ADC701 Datasheet
110Kb / 15P
   16-Bit 512kHz SAMPLING A/D CONVERTER SYSTEM
logo
API Technologies Corp
MN6450 APITECH-MN6450 Datasheet
1Mb / 8P
   47kHz, 16-bit Self-calibrating Sampling A/D Converter
logo
List of Unclassifed Man...
MN6450 ETC1-MN6450 Datasheet
1Mb / 8P
   47KHZ 16-BIT SELF-CALIBRATING SAMPLING A/D CONVERTER
logo
API Technologies Corp
MN6400 APITECH-MN6400 Datasheet
1Mb / 8P
   50kHz, 16-bit Self-Calibrating Sampling A/D Converter
logo
List of Unclassifed Man...
MN6400 ETC1-MN6400 Datasheet
1Mb / 8P
   50kHz, 16-bit Self-Calibrating Sampling A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com