công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS7825 bảng dữ liệu(PDF) 4 Page - Texas Instruments

tên linh kiện ADS7825
Giải thích chi tiết về linh kiện  4 Channel, 16-Bit Sampling CMOS A/D Converter
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADS7825 bảng dữ liệu(HTML) 4 Page - Texas Instruments

  ADS7825_14 Datasheet HTML 1Page - Texas Instruments ADS7825_14 Datasheet HTML 2Page - Texas Instruments ADS7825_14 Datasheet HTML 3Page - Texas Instruments ADS7825_14 Datasheet HTML 4Page - Texas Instruments ADS7825_14 Datasheet HTML 5Page - Texas Instruments ADS7825_14 Datasheet HTML 6Page - Texas Instruments ADS7825_14 Datasheet HTML 7Page - Texas Instruments ADS7825_14 Datasheet HTML 8Page - Texas Instruments ADS7825_14 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
4
®
ADS7825
PIN #
NAME
I/O
DESCRIPTION
PIN ASSIGNMENTS
1
AGND1
Analog Ground. Used internally as ground reference point.
2
AIN0
Analog Input Channel 0. Full-scale input range is
±10V.
3
AIN1
Analog Input Channel 1. Full-scale input range is
±10V.
4
AIN2
Analog Input Channel 2. Full-scale input range is
±10V.
5
AIN3
Analog Input Channel 3. Full-scale input range is
±10V.
6
CAP
Internal Reference Output Buffer. 2.2
µF Tantalum to ground.
7
REF
Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain ADS7825 accuracy.
Can also be driven by external system reference. In both cases, bypass to ground with a 2.2
µF Tantalum capacitor.
8
AGND2
Analog Ground.
9
D7
O
Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I.
10
D6
O
Parallel Data Bit 6 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I.
11
D5
O
Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table I.
12
D4
I/O
Parallel Data Bit 4 if PAR/SER HIGH; if PAR/SER LOW, a LOW level input here will transmit serial data on SDATA from
the previous conversion using the internal serial clock; a HIGH input here will transmit serial data using an external serial
clock input on DATACLK (D2). See Table I.
13
D3
O
Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table I.
14
DGND
Digital Ground.
15
D2
I/O
Parallel Data Bit 2 if PAR/SER HIGH; if PAR/SER LOW, this will output the internal serial clock if EXT/INT (D4) is LOW;
will be an input for an external serial clock if EXT/INT (D4) is HIGH. See Table I.
16
D1
O
Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table I.
17
D0
I/O
Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table I.
18
A1
I/O
Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I.
19
A0
I/O
Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table I.
20
PAR/SER
I
Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data will be output on
SDATA. See Table I and Figure 1.
21
BYTE
I
Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on D0 thru D7.
Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW selects the 8 MSBs;
HIGH selects the 8 LSBs. See Figures 2 and 3
22
R/C
I
Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a
conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or starts transmission
of serial data if PAR/SER LOW and EXT/INT HIGH.
23
CS
I
Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiate a conversion.
With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transmission of serial
data if PAR/SER LOW and EXT/INT HIGH.
24
BUSY
O
Busy Output. Falls when conversion is started; remains LOW until the conversion is completed and the data is latched
into the output register. In parallel output mode, output data will be valid when BUSY rises, so that the rising edge
can be used to latch the data.
25
CONTC
I
Continuous Conversion Input. If LOW, conversions will occur normally when initiated using CS and R/C; if HIGH,
acquisition and conversions will take place continually, cycling through all four input channels, as long as CS, R/C and
PWRD are LOW. See Table I. For serial mode only.
26
PWRD
I
Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the
previous conversion are maintained in the output register. In the continuous conversion mode, the multiplexer address
channel is reset to channel 0.
27
VS2
Supply Input. Nominally +5V. Connect directly to pin 28. Decouple to ground with 0.1
µF ceramic and 10µF Tantalum
capacitors.
28
VS1
Supply Input. Nominally +5V. Connect directly to pin 27.


Số phần tương tự - ADS7825_14

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7825P BURR-BROWN-ADS7825P Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
ADS7825PB BURR-BROWN-ADS7825PB Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
ADS7825U BURR-BROWN-ADS7825U Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
ADS7825UB BURR-BROWN-ADS7825UB Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
More results

Mô tả tương tự - ADS7825_14

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7825 BURR-BROWN-ADS7825 Datasheet
342Kb / 16P
   4 Channel, 16-Bit Sampling CMOS A/D Converter
logo
Texas Instruments
ADS7824 TI1-ADS7824_14 Datasheet
813Kb / 22P
[Old version datasheet]   4 Channel, 12-Bit Sampling CMOS A/D Converter
logo
Burr-Brown (TI)
ADS7824 BURR-BROWN-ADS7824 Datasheet
344Kb / 16P
   4 Channel, 12-Bit Sampling CMOS A/D Converter
logo
Texas Instruments
ADS7824 TI1-ADS7824_15 Datasheet
808Kb / 21P
[Old version datasheet]   4 Channel, 12-Bit Sampling CMOS A/D Converter
logo
API Technologies Corp
MN6500 APITECH-MN6500 Datasheet
1Mb / 8P
   16-bit, 100kHz Sampling A/D Converter
logo
Burr-Brown (TI)
ADC701 BURR-BROWN-ADC701 Datasheet
110Kb / 15P
   16-Bit 512kHz SAMPLING A/D CONVERTER SYSTEM
logo
API Technologies Corp
MN6450 APITECH-MN6450 Datasheet
1Mb / 8P
   47kHz, 16-bit Self-calibrating Sampling A/D Converter
logo
List of Unclassifed Man...
MN6450 ETC1-MN6450 Datasheet
1Mb / 8P
   47KHZ 16-BIT SELF-CALIBRATING SAMPLING A/D CONVERTER
logo
API Technologies Corp
MN6400 APITECH-MN6400 Datasheet
1Mb / 8P
   50kHz, 16-bit Self-Calibrating Sampling A/D Converter
logo
List of Unclassifed Man...
MN6400 ETC1-MN6400 Datasheet
1Mb / 8P
   50kHz, 16-bit Self-Calibrating Sampling A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com