 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADS1147IPW bảng dữ liệu(PDF) 5 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
ADS1147IPW bảng dữ liệu(HTML) 5 Page - Texas Instruments |
|
|
5 / 67 page  ADS1146 ADS1147 ADS1148 www.ti.com SBAS453F – JULY 2009 – REVISED APRIL 2012 THERMAL INFORMATION ADS1146, ADS1147, ADS1148 THERMAL METRIC(1) UNITS PW 28 θJA Junction-to-ambient thermal resistance(2) 79.5 θJC(top) Junction-to-case(top) thermal resistance (3) 31.8 θJB Junction-to-board thermal resistance (4) 40.9 °C/W ψJT Junction-to-top characterization parameter (5) 3.0 ψJB Junction-to-board characterization parameter (6) 41.1 θJC(bottom) Junction-to-case(bottom) thermal resistance (7) n/a (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a. (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC- standard test exists, but a close description can be found in the ANSI SEMI standard G30-88. (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8. (5) The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7). (6) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA , using a procedure described in JESD51-2a (sections 6 and 7). (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88. Copyright © 2009–2012, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Link(s): ADS1146 ADS1147 ADS1148 |
Số phần tương tự - ADS1147IPW |
|
Mô tả tương tự - ADS1147IPW |
|
|
Link URL |
| Chính sách bảo mật |
| ALLDATASHEET.VN |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
