công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADC12DC105 bảng dữ liệu(PDF) 9 Page - Texas Instruments

tên linh kiện ADC12DC105
Giải thích chi tiết về linh kiện  Dual 12-Bit, 105 MSPS A/D Converter with CMOS Outputs
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12DC105 bảng dữ liệu(HTML) 9 Page - Texas Instruments

Back Button ADC12DC105_14 Datasheet HTML 5Page - Texas Instruments ADC12DC105_14 Datasheet HTML 6Page - Texas Instruments ADC12DC105_14 Datasheet HTML 7Page - Texas Instruments ADC12DC105_14 Datasheet HTML 8Page - Texas Instruments ADC12DC105_14 Datasheet HTML 9Page - Texas Instruments ADC12DC105_14 Datasheet HTML 10Page - Texas Instruments ADC12DC105_14 Datasheet HTML 11Page - Texas Instruments ADC12DC105_14 Datasheet HTML 12Page - Texas Instruments ADC12DC105_14 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 24 page
background image
ADC12DC105
www.ti.com
SNAS469A – SEPTEMBER 2008 – REVISED OCTOBER 2008
Specification Definitions
APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for
conversion.
APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample.
Aperture jitter manifests itself as noise in the output.
CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the
total time of one period. The specification here refers to the ADC clock input signal.
COMMON MODE VOLTAGE (VCM) is the common DC voltage applied to both input terminals of the ADC.
CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is
presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay
plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the
conversion by the pipeline delay.
CROSSTALK is coupling of energy from one channel into the other channel.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is
equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:
Gain Error = Positive Full Scale Error
− Negative Full Scale Error
(7)
It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:
PGE = Positive Full Scale Error - Offset Error NGE = Offset Error - Negative Full Scale Error
(8)
INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a best fit straight
line. The deviation of any given code from this straight line is measured from the center of that code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two
sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in
the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.
LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is VFS/2
n,
where “VFS” is the full scale input voltage and “n” is the ADC resolution in bits.
MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC is guaranteed not
to have any missing codes.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.
NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of
½ LSB above negative full scale.
OFFSET ERROR is the difference between the two input voltages [(VIN+) – (VIN-)] required to cause a transition
from code 2047 to 2048.
OUTPUT DELAY is the time delay after the falling edge of the clock before the data update is presented at the
output pins.
PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.
POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of
1½ LSB below positive full scale.
POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power
supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply
limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: ADC12DC105


Số phần tương tự - ADC12DC105_14

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
ADC12DC105 TI1-ADC12DC105_15 Datasheet
1Mb / 26P
[Old version datasheet]   105 MSPS A/D Converter
More results

Mô tả tương tự - ADC12DC105_14

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
National Semiconductor ...
ADC12DC080 NSC-ADC12DC080 Datasheet
343Kb / 14P
   Dual 12-Bit, 80/105 MSPS A/D Converter with CMOS Outputs
logo
Texas Instruments
ADC12DC105 TI1-ADC12DC105 Datasheet
390Kb / 22P
[Old version datasheet]   ADC12DC105 Dual 12-Bit, 105 MSPS A/D Converter with CMOS Outputs
logo
National Semiconductor ...
ADC12DS105 NSC-ADC12DS105_08 Datasheet
499Kb / 26P
   Dual 12-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs
ADC14DC080 NSC-ADC14DC080 Datasheet
342Kb / 14P
   Dual 14-Bit, 80/105 MSPS A/D Converter with CMOS Outputs
logo
Texas Instruments
ADC12DC080 TI1-ADC12DC080_14 Datasheet
1Mb / 27P
[Old version datasheet]   Dual 12-Bit, 80 MSPS A/D Converter with CMOS Outputs
logo
Analog Devices
AD9432BSQZ-80 AD-AD9432BSQZ-80 Datasheet
504Kb / 20P
   12-Bit, 80 MSPS/105 MSPS A/D Converter
Rev. E
AD9432 AD-AD9432 Datasheet
498Kb / 20P
   12-Bit, 80 MSPS/105 MSPS A/D Converter
REV. E
logo
National Semiconductor ...
ADC11DS105 NSC-ADC11DS105 Datasheet
494Kb / 24P
   Dual 11-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs
ADC14DS105_0712 NSC-ADC14DS105_0712 Datasheet
597Kb / 28P
   Dual 14-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs
logo
Texas Instruments
ADC11DS105 TI1-ADC11DS105 Datasheet
969Kb / 33P
[Old version datasheet]   Dual 11-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com