 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LMH6517SQNOPB bảng dữ liệu(PDF) 4 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
LMH6517SQNOPB bảng dữ liệu(HTML) 4 Page - Texas Instruments |
|
|
4 / 34 page  LMH6517 SNOSB19J – NOVEMBER 2008 – REVISED NOVEMBER 2011 www.ti.com 5V Electrical Characteristics (1) (continued) The following specifications apply for single supply with V+ = 5V, Maximum Gain , RL = 100Ω, VOUT = 2 VPP, fin = 150 MHz. Boldface limits apply at temperature extremes. Parameter Test Conditions Min (2) Typ (3) Max (2) Units Gain Step Phase Shift between any two steps 0.5 ° Gain Step Switching Time 15 ns Power Requirements ICC Supply Current Each channel (two channels per package) 80 91 mA P Power Each Channel 400 mW ICC Disabled Supply Current Each Channel 7.5 mA All Digital Inputs Logic Compatibility TTL, 2.5V CMOS, 3.3V CMOS VIL Logic Input Low Voltage 0 0.4 V VIH Logic Input High Voltage 2.0 3.6 V IIH Logic Input High Input Current Digital Input Voltage = 3.3V −110 110 μA IIL Logic Input Low Input Current Digital Input Voltage = 0V −110 110 μA Parallel and Pulse Mode Timing tGS Setup Time 3 ns tGH Hold Time 3 ns tLP Latch Low Pulse Width 7 ns tPG Pulse Gap between Pulses 20 ns tPW Minimum Latch Pulse Width 20 ns tRW Reset Width 10 ns Serial Mode Timing and AC Characteristics SPI Compatible fSCLK Serial Clock Frequency 10.5 MHz tPH SCLK High State Duty Cycle % of SCLK Period 40 60 % tPL SCLK Low State Duty cycle % of SCLK Period 40 60 % tSU Serial Data In Setup Time 0.5 ns tH Serial Data In Hold Time 5 ns tODZ Serial Data Out Driven-to- Tri-State Referenced to Positive edge of CS 40 50 ns Time tOZD Serial Data Out Tri-State-to-Driven Referenced to Negative edge of SCLK 15 20 ns Time tOD Serial Data Out Output Delay TIme Referenced to Negative edge of SCLK 15 20 ns tCSS Serial Chip Select Setup TIme Referenced to Positive edge of SCLK 10 5 tCSH Serial Chip Select Hold TIme Referenced to Positive edge of SCLK 10 5 tIAG Inter-Access Gap Minimum time Serial Chip Select pin must 3 Cycles of be asserted between accesses. SCLK 4 Submit Documentation Feedback Copyright © 2008–2011, Texas Instruments Incorporated Product Folder Links: LMH6517 |
Số phần tương tự - LMH6517SQNOPB |
|
Mô tả tương tự - LMH6517SQNOPB |
|
|
Link URL |
| Chính sách bảo mật |
| ALLDATASHEET.VN |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
