công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD5696R bảng dữ liệu(PDF) 6 Page - Analog Devices

tên linh kiện AD5696R
Giải thích chi tiết về linh kiện  Quad, 16-/12-Bit nanoDAC with I2C Interface
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD5696R bảng dữ liệu(HTML) 6 Page - Analog Devices

Back Button AD5696R Datasheet HTML 2Page - Analog Devices AD5696R Datasheet HTML 3Page - Analog Devices AD5696R Datasheet HTML 4Page - Analog Devices AD5696R Datasheet HTML 5Page - Analog Devices AD5696R Datasheet HTML 6Page - Analog Devices AD5696R Datasheet HTML 7Page - Analog Devices AD5696R Datasheet HTML 8Page - Analog Devices AD5696R Datasheet HTML 9Page - Analog Devices AD5696R Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD5696/AD5694
Data Sheet
Rev. A | Page 6 of 24
TIMING CHARACTERISTICS
VDD = 2.7 V to 5.5 V; 1.8 V ≤ VLOGIC ≤ 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 4.
Parameter1, 2
Min
Max
Unit
Description
t1
2.5
μs
SCL cycle time
t2
0.6
μs
tHIGH, SCL high time
t3
1.3
μs
tLOW, SCL low time
t4
0.6
μs
tHD,STA, start/repeated start hold time
t5
100
ns
tSU,DAT, data setup time
t63
0
0.9
μs
tHD,DAT, data hold time
t7
0.6
μs
tSU,STA, repeated start setup time
t8
0.6
μs
tSU,STO, stop condition setup time
t9
1.3
μs
tBUF, bus free time between a stop condition and a start condition
t104
0
300
ns
tR, rise time of SCL and SDA when receiving
t114, 5
20 + 0.1CB
300
ns
tF, fall time of SCL and SDA when transmitting/receiving
t12
20
ns
LDAC pulse width
t13
400
ns
SCL rising edge to LDAC rising edge
tSP6
0
50
ns
Pulse width of suppressed spike
CB5
400
pF
Capacitive load for each bus line
1 See Figure 2.
2 Guaranteed by design and characterization; not production tested.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal) to bridge the undefined region of the SCL
falling edge.
4 tR and tF are measured from 0.3 × VDD to 0.7 × VDD.
5 CB is the total capacitance of one bus line in pF.
6 Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns.
Timing Diagram
Figure 2. 2-Wire Serial Interface Timing Diagram
SCL
SDA
t1
t3
LDAC1
LDAC2
START
CONDITION
REPEATED START
CONDITION
STOP
CONDITION
NOTES
1ASYNCHRONOUS LDAC UPDATE MODE.
2SYNCHRONOUS LDAC UPDATE MODE.
t4
t6
t5
t7
t8
t2
t13
t4
t11
t10
t12
t12
t9


Số phần tương tự - AD5696R

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5696R AD-AD5696R Datasheet
830Kb / 32P
   Quad, 16-/14-/12-Bit nanoDAC
REV. 0
AD5696R AD-AD5696R Datasheet
761Kb / 32P
   Quad 16-/14-/12-Bit nanoDAC
REV. 0
AD5696R AD-AD5696R Datasheet
1,021Kb / 29P
   Quad 16-/14-/12-Bit nanoDAC Reference, I2C Interface
AD5696RACPZ-RL7 AD-AD5696RACPZ-RL7 Datasheet
761Kb / 32P
   Quad 16-/14-/12-Bit nanoDAC
REV. 0
AD5696RACPZ-RL7 AD-AD5696RACPZ-RL7 Datasheet
1,021Kb / 29P
   Quad 16-/14-/12-Bit nanoDAC Reference, I2C Interface
More results

Mô tả tương tự - AD5696R

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5696 AD-AD5696 Datasheet
748Kb / 24P
   Quad 16-/12-Bit nanoDAC I2C Interface
AD5696R AD-AD5696R_17 Datasheet
1,021Kb / 29P
   Quad 16-/14-/12-Bit nanoDAC Reference, I2C Interface
AD5684ARUZ-RL7 AD-AD5684ARUZ-RL7 Datasheet
683Kb / 28P
   Quad, 16-/12-Bit nanoDAC with SPI Interface
REV. A
AD5686 AD-AD5686 Datasheet
746Kb / 27P
   Quad, 16-/12-Bit nanoDAC
AD5316R AD-AD5316R Datasheet
1Mb / 24P
   Quad, 10-Bit nanoDAC Reference, I2C Interface
AD5686R AD-AD5686R_17 Datasheet
1,005Kb / 31P
   Quad 16-/14-/12-Bit nanoDAC Reference, SPI Interface
AD5686R AD-AD5686R Datasheet
830Kb / 32P
   Quad, 16-/14-/12-Bit nanoDAC
REV. 0
AD5696R AD-AD5696R Datasheet
761Kb / 32P
   Quad 16-/14-/12-Bit nanoDAC
REV. 0
AD5689 AD-AD5689 Datasheet
2Mb / 24P
   Dual, 16-/12-Bit nanoDAC with SPI Interface
REV. 0
AD5693R AD-AD5693R Datasheet
867Kb / 26P
   Tiny 16-/14-/12-Bit I2C nanoDAC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com