công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS7834PB bảng dữ liệu(PDF) 9 Page - Burr-Brown (TI)

[Old version datasheet] Texas Instruments acquired Burr-Brown Corporation.
tên linh kiện ADS7834PB
Giải thích chi tiết về linh kiện  12-Bit High Speed Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  BURR-BROWN [Burr-Brown (TI)]
Trang chủ  http://www.burr-brown.com
Logo BURR-BROWN - Burr-Brown (TI)

ADS7834PB bảng dữ liệu(HTML) 9 Page - Burr-Brown (TI)

Back Button ADS7834PB Datasheet HTML 5Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 6Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 7Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 8Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 9Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 10Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 11Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 12Page - Burr-Brown (TI) ADS7834PB Datasheet HTML 13Page - Burr-Brown (TI)  
Zoom Inzoom in Zoom Outzoom out
 9 / 13 page
background image
9
®
ADS7834
occurs faster than the 10ns indicated by tCKCH, then there is
a chance that some digital feedthrough may be coupled onto
the hold capacitor. This could cause a small offset error for
that particular conversion.
Thus, there are two basic ways to operate the ADS7834.
CONV can be synchronous to CLK and CLK can be con-
tinuous. This would be the typical situation when interfacing
the converter to a digital signal processor. The second
method involves having CONV asynchronous to CLK and
gating the operation of CLK (a non-continuous clock). This
method would be more typical of an SPI-like interface on a
microcontroller. This method would also allow CONV to be
generated by a trigger circuit and to initiate (after some
delay) the start of CLK. These two methods are covered
under DSP Interfacing and SPI Interfacing.
POWER-DOWN TIMING
The conversion timing shown in Figure 3 does not result in
the ADS7834 going into the power-down mode. If the
conversion rate of the device is high (approaching 500kHz),
then there is very little power that can be saved by using the
power-down mode. However, since the power-down mode
incurs no conversion penalty (the very first conversion is
valid), at lower sample rates, significant power can be saved
by allowing the device to go into power-down mode be-
tween conversions.
Figure 4 shows the typical method for placing the A/D into
the power-down mode. If CONV is kept LOW during the
conversion and is LOW at the start of the 13 clock cycle,
then the device enters the power-down mode. It remains in
this mode until the rising edge of CONV. Note that CONV
must be HIGH for at least tACQ in order to sample the signal
properly as well as to power-up the internal nodes.
There are two different methods for clocking the ADS7834.
The first involves scaling the CLK input in relation to the
conversion rate. For example, an 8MHz input clock and the
timing shown in Figure 3 results in a 500kHz conversion
rate. Likewise, a 1.6MHz clock would result in a 100kHz
conversion rate. The second method involves keeping the
clock input as close to the maximum clock rate as possible
and starting conversions as needed. This timing is similar to
that shown in Figure 4. As an example, a 50kHz conversion
rate would require 160 clock periods per conversion instead
of the 16 clock periods used at 500kHz.
The main distinction between the two is the amount of time
that the ADS7834 remains in power-down. In the first mode,
the converter only remains in power-down for a small
number of clock periods (depending on how many clock
periods there are per each conversion). As the conversion
rate scales, the converter always spends the same percentage
of time in power-down. Since less power is drawn by the
digital logic, there is a small decrease in power consump-
tion, but it is very slight. This effect can be seen in the
typical performance curve “Supply Current vs Sample Rate.”
FIGURE 3. Basic Conversion Timing.
D11
(MSB)
DATA
NOTES: (1) Clock periods 14 and 15 are shown for clarity, but are not required for proper operation of the ADS7834, provided that the
minimum t
ACQ time is met. The CLK input may remain HIGH or LOW during this period. (2) The transition from sample mode to hold
mode occurs on the falling edge of CONV. This transition is not dependent on CLK. (3) The device remains fully powered when
operated as shown. If the sample time is longer than 3 clock periods, power consumption can be reduced by allowing the device to
enter a power-down mode. See the power-down timing for more information.
HOLD
CONVERSION IN PROGRESS
IDLE
IDLE(3)
SAMPLE
SAMPLE
(2)
(1)
HOLD
CLK
1
2
3
4
11
12
13
14
15
14
15
16
16
1
CONV
SAMPLE/HOLD
MODE
INTERNAL
CONVERSION
STATE
D10
D9
D2
D1
D0
(LSB)
t
CKDE
t
CVHD
t
CONV
t
ACQ
t
CKCS
t
CKCH
t
CKSP
t
CVL
t
CKDD
t
CVCK


Số phần tương tự - ADS7834PB

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7834PB BURR-BROWN-ADS7834PB Datasheet
931Kb / 20P
   12-Bit High-Speed, Low-Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Texas Instruments
ADS7834PB TI1-ADS7834PB Datasheet
966Kb / 22P
[Old version datasheet]   12-Bit High-Speed, Low-Power Sampling ANALOG-TO-DIGITAL CONVERTER
More results

Mô tả tương tự - ADS7834PB

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
ADS7835 TI1-ADS7835_14 Datasheet
840Kb / 21P
[Old version datasheet]   12-Bit, High-Speed, Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7834 TI1-ADS7834_14 Datasheet
966Kb / 22P
[Old version datasheet]   12-Bit High-Speed, Low-Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Burr-Brown (TI)
ADS7835 BURR-BROWN-ADS7835 Datasheet
169Kb / 13P
   12-Bit, High-Speed, Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Texas Instruments
ADS7818PG4 TI-ADS7818PG4 Datasheet
619Kb / 20P
[Old version datasheet]   12-Bit High Speed Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Burr-Brown (TI)
ADS7834 BURR-BROWN-ADS7834_13 Datasheet
931Kb / 20P
   12-Bit High-Speed, Low-Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Texas Instruments
ADS7818E TI-ADS7818E Datasheet
652Kb / 21P
[Old version datasheet]   12-Bit High Speed Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7835E TI-ADS7835E Datasheet
824Kb / 20P
[Old version datasheet]   12-Bit, High-Speed, Low Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7816U TI1-ADS7816U Datasheet
951Kb / 23P
[Old version datasheet]   12-Bit High Speed Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Burr-Brown (TI)
ADS7816 BURR-BROWN-ADS7816 Datasheet
226Kb / 13P
   12-Bit High Speed Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
Texas Instruments
ADS7816P TI1-ADS7816P Datasheet
951Kb / 23P
[Old version datasheet]   12-Bit High Speed Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com