Shutdown

Low Power

Active

Forced PWM mode

Auto-PFM mode

Forced Bypass mode

VIO = High

PM_T= 80h or 40h

or

VC= 00h or 01h

VIO = Low

SMPS_CFG[5]= 0b

and

VC= 1Bh to F0h

SMPS_CFG[5]= 1b

and

VC= 1Bh to F0h

Note 1 : Specified Output Voltage range is 0.4V to 3.6V

Note 2: Writing to and reading back from REGISTER_0 and VSET_CTRL access the same internal VSET register.

Writing to VSET_CTRL programs the full 8 bits VSET value. Writing to REGISTER_0 will program 7 MSB of VSET

with LSB set to zero. When REGISTER_0 is written, the internal VSET register LSB bit[0] will always take a value

of 0 and subsequent read of VSET_CTRL bit[0] will be read back as 0.

VIO = Low

PM_T= 38h

and

VC { 06h

PM_T = PM_TRIG [7:0]

VC = VSET_CTRL [7:0]

Standby

PM_T= 40h

SMPS_CFG[4]= 1b

or

VC= FEh or FFh

PM_T= 38h

and

VC= 04h or 05h

PM_T= 80h or 40h

or

VC= 00h or 01h

VC{ 06h

VC= 04h or 05h

VIO = Low

LM3263

SNVS837A – JUNE 2013 – REVISED AUGUST 2013

www.ti.com

LM3263 USER STATE DIAGRAM

8

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

Product Folder Links: LM3263