công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7895AN-10 bảng dữ liệu(PDF) 8 Page - Analog Devices

tên linh kiện AD7895AN-10
Giải thích chi tiết về linh kiện  5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7895AN-10 bảng dữ liệu(HTML) 8 Page - Analog Devices

Back Button AD7895AN-10 Datasheet HTML 4Page - Analog Devices AD7895AN-10 Datasheet HTML 5Page - Analog Devices AD7895AN-10 Datasheet HTML 6Page - Analog Devices AD7895AN-10 Datasheet HTML 7Page - Analog Devices AD7895AN-10 Datasheet HTML 8Page - Analog Devices AD7895AN-10 Datasheet HTML 9Page - Analog Devices AD7895AN-10 Datasheet HTML 10Page - Analog Devices AD7895AN-10 Datasheet HTML 11Page - Analog Devices AD7895AN-10 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
AD7895
–8–
REV. 0
than the 9.8
µs shown in diagram from the rising edge of
CONVST
. This is because the Track/Hold amplifier goes into
its hold mode on the falling edge of CONVST, and the conver-
sion will not be complete for a further 3.8
µs. In this case, the
BUSY will be the best indicator for when the conversion is
complete. Even though the part is in sleep mode, data can still
be read from the part. The read operation consists of 16 clock
cycles as in Mode 1 Operation. For the fastest serial clock of
15 MHz, the read operation will take 1.1
µs and this must be
complete at least 300 ns before the falling edge of the next
CONVST
to allow the Track/Hold amplifier to have enough
time to settle. This mode is very useful when the part is convert-
ing at a slow rate as the power consumption will be significantly
reduced from that of Mode 1 Operation.
Serial Interface
The serial interface to the AD7895 consists of just three wires: a
serial clock input (SCLK), the serial data output (SDATA) and
a conversion status output (BUSY). This allows for an easy-to-
use interface to most microcontrollers, DSP processors and shift
registers.
Figure 5 shows the timing diagram for the read operation to the
AD7895. The serial clock input (SCLK) provides the clock
source for the serial interface. Serial data is clocked out from the
SDATA line on the falling edge of this clock and is valid on
both the rising and falling edges of SCLK. The advantage of
having the data valid on both the rising and falling edges of the
SCLK is that it gives the user greater flexibility in interfacing to
the part and allows a wider range of microprocessor and micro-
controller interfaces to be accommodated. This also explains the
two timing figures, t4 and t5, that are quoted on the diagram.
The time t4 specifies how long after the falling edge of the
SCLK that the next data bit becomes valid, whereas the time t5
specifies how long after the falling edge of the SCLK that the
current data bit is valid for. The first leading zero is clocked out
on the first rising edge of SCLK. Note that the first zero will be
valid on the first falling edge of SCLK even though the data
access time is specified at 60 ns for the other bits. The reason
that the first bit will be clocked out faster than the other bits is
due to the internal architecture of the part. Sixteen clock pulses
must be provided to the part to access to full conversion result.
The AD7895 provides four leading zeros, followed by the 12-bit
conversion result starting with the MSB (DB11). The last data
bit to be clocked out on the penultimate falling clock edge is the
LSB (DB0). On the sixteenth falling edge of SCLK, the LSB
(DB0) will be valid for a specified time to allow the bit to be
read on the falling edge of the SCLK, then the SDATA line is
disabled (three-stated). After this last bit has been clocked
out, the SCLK input should return low and remain low until the
next serial data read operation. If there are extra clock pulses
after the sixteenth clock, the AD7895 will start over again with
outputting data from its output register, and the data bus will no
longer be three-stated even when the clock stops. Provided the
serial clock has stopped before the next falling edge of CONVST,
the AD7895 will continue to operate correctly with the output
shift register being reset on the falling edge of CONVST.
However, the SCLK line must be low when CONVST goes low in
order to reset the output shift register correctly.
The serial clock input does not have to be continuous during the
serial read operation. The sixteen bits of data (four leading
zeros and 12 bit conversion result) can be read from the AD7895
in a number of bytes.
The AD7895 counts the serial clock edges to know which bit
from the output register should be placed on the SDATA
output. To ensure that the part does not lose synchronization,
the serial clock counter is reset on the falling edge of the
CONVST
input, provided the SCLK line is low. The user
should ensure that the SCLK line remains low until the end of
the conversion. When the conversion is complete, BUSY goes
low, the output register will be loaded with the new conversion
result and can be read from with sixteen clock cycles of SCLK.
CONVST
BUSY
SCLK
SERIAL READ
OPERATION
CONVERSION
ENDS
9.8µs LATER
READ OPERATION
SHOULD END 300ns
PRIOR TO NEXT
FALLING EDGE OF
CONVST
OUTPUT
SERIAL
SHIFT
REGISTER
IS RESET
PART
WAKES
UP
CONVERSION
IS INITIATED
TRACK/HOLD
GOES INTO
HOLD
t1 = 6µs
WAKE-UP
TIME
t
1
tCONVERT = 9.8µs
300ns MIN
Figure 4. Mode 2 Timing Diagram Where Automatic Sleep Function Is Initiated
t2
4 LEADING ZEROS
DOUT (O/P)
SCLK (I/P)
t6
1
2
3
4
5
6
15
16
DB0
DB10
DB11
3-STATE
t5
t3
t4
3-STATE
t2 = t3 = 35ns MIN, t4 = 60ns MAX, t5 = 10ns MIN, t6 = 50ns MAX @ 5V, A, B, VERSIONS
Figure 5. Data Read Operation


Số phần tương tự - AD7895AN-10

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7895AN-10 AD-AD7895AN-10 Datasheet
314Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895AN-10 AD-AD7895AN-10 Datasheet
263Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895AN-10 AD-AD7895AN-10 Datasheet
348Kb / 13P
   5 V, 12-Bit, Serial 3.8 ADC in 8-Pin Package
More results

Mô tả tương tự - AD7895AN-10

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7895 AD-AD7895 Datasheet
314Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895ARZ-2 AD-AD7895ARZ-2 Datasheet
263Kb / 12P
   5 V, 12-Bit, Serial 3.8 ms ADC in 8-Pin Package
REV. 0
AD7895 AD-AD7895_17 Datasheet
348Kb / 13P
   5 V, 12-Bit, Serial 3.8 ADC in 8-Pin Package
AD7893ARZ-5 AD-AD7893ARZ-5 Datasheet
343Kb / 12P
   LC2MOS 12-Bit, Serial 6 ms ADC in 8-Pin Package
REV. E
AD7895 AD-AD7895_15 Datasheet
317Kb / 12P
   5 V, 12-Bit, Serial 3.8s ADC in 8-Pin Package
REV. 0
AD7893ARZ-3 AD-AD7893ARZ-3 Datasheet
272Kb / 12P
   LC2MOS 12-Bit, Serial 6 ms ADC in 8-Pin Package
REV. E
AD7893ANZ-10 AD-AD7893ANZ-10 Datasheet
272Kb / 12P
   LC2MOS 12-Bit, Serial 6 ms ADC in 8-Pin Package
REV. E
AD7894ARZ-3 AD-AD7894ARZ-3 Datasheet
118Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894BRZ-3 AD-AD7894BRZ-3 Datasheet
135Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
AD7894BRZ-10 AD-AD7894BRZ-10 Datasheet
135Kb / 12P
   5 V, 14-Bit Serial, 5 ms ADC in SO-8 Package
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com