công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M74VHC1GT04DTT1G bảng dữ liệu(PDF) 1 Page - ON Semiconductor |
|
M74VHC1GT04DTT1G bảng dữ liệu(HTML) 1 Page - ON Semiconductor |
1 / 6 page © Semiconductor Components Industries, LLC, 2013 February, 2013 − Rev. 16 1 Publication Order Number: MC74VHC1GT04/D MC74VHC1GT04 Inverting Buffer / CMOS Logic Level Shifter LSTTL−Compatible Inputs The MC74VHC1GT04 is a single gate inverting buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The device input is compatible with TTL−type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic−level translator from 3 V CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V CMOS Logic while operating at the high−voltage power supply. The MC74VHC1GT04 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74VHC1GT04 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when VCC = 0 V. These input and output structures help prevent device destruction caused by supply voltage − input/output voltage mismatch, battery backup, hot insertion, etc. Features • High Speed: tPD = 3.8 ns (Typ) at VCC = 5 V • Low Power Dissipation: ICC = 1 mA (Max) at TA = 25°C • TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2 V • CMOS−Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @ Load • Power Down Protection Provided on Inputs and Outputs • Balanced Propagation Delays • Pin and Function Compatible with Other Standard Logic Families • Chip Complexity: FETs = 105; Equivalent Gates = 26 • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable • These Devices are Pb−Free and are RoHS Compliant IN A OUT Y 1 VCC NC IN A OUT Y GND Figure 1. Pinout (Top View) Figure 2. Logic Symbol 1 2 34 5 http://onsemi.com MARKING DIAGRAMS SC−88A DF SUFFIX CASE 419A TSOP−5 DT SUFFIX CASE 483 1 1 5 5 See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. ORDERING INFORMATION PIN ASSIGNMENT 1 2 3 GND NC IN A 4 5VCC OUT Y FUNCTION TABLE L H A Input Y Output H L 1 5 VK M G G VK = Device Code M = Date Code* G = Pb−Free Package (Note: Microdot may be in either location) *Date Code orientation and/or position may vary depending upon manufacturing location. 1 5 VK M G G |
Số phần tương tự - M74VHC1GT04DTT1G |
|
Mô tả tương tự - M74VHC1GT04DTT1G |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |