công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADMC331-ADVEVALKIT bảng dữ liệu(PDF) 11 Page - Analog Devices

tên linh kiện ADMC331-ADVEVALKIT
Giải thích chi tiết về linh kiện  Single Chip DSP Motor Controller
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADMC331-ADVEVALKIT bảng dữ liệu(HTML) 11 Page - Analog Devices

Back Button ADMC331-ADVEVALKIT Datasheet HTML 7Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 8Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 9Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 10Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 11Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 12Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 13Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 14Page - Analog Devices ADMC331-ADVEVALKIT Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
ADMC331
–11–
REV. B
Table IV. ROM Utilities
Utility
Address
Function
PER_RST
0x07F1
Reset Peripherals.
UMASK
0x0DED
Limits Unsigned Value to
Given Range.
PUT_VECTOR
0x0DF4
Facilitates User Setup of
Vector Table.
SMASK
0x0E06
Limits Signed Value to Given
Range.
ADMC_COS
0x0E26
Cosine Function.
ADMC_SIN
0x0E2D
Sine Function.
ARCTAN
0x0E43
Arctangent Function.
RECIPROCAL
0x0E65
Reciprocal (1/
×) Function.
SQRT
0x0E7B
Square Root Function.
LN
0x0EB5
Natural Logarithm Function.
LOG
0x0EB8
Logarithm (Base 10) Function.
FLTONE
0x0ED4
Fixed Pt. to Float Conversion.
FIXONE
0x0ED9
Float to Fixed Pt. Conversion.
FPA
0x0EDD
Floating Pt. Addition.
FPS
0x0EEC
Floating Pt. Subtraction.
FPM
0x0EFC
Floating Pt. Multiplication.
FPD
0x0F05
Floating Pt. Division.
FPMACC
0x0F26
Floating Pt. Multiply/Accumulate.
PARK
0x0F48
Forward/Reverse Park
Transformation.
REV_CLARK
0x0F5C
Reverse Clark Transformation.
FOR_CLARK
0x0F72
Forward Clark Transformation.
COS64
0x0F80
64 Pt. COS Table.
ONE_BY_X
0x0FCO
16 Pt. 1/
× Table.
SDIVQINT
0x0FD0
Unsigned Single Precision
Division (Integer).
SDIVQ
0x0FD9
Unsigned Single Precision
Division (Fractional).
SYSTEM INTERFACE
Figure 4 shows a basic system configuration for the ADMC331,
with an external crystal and serial E
2PROM for boot loading of
program and data memory RAM.
ADMC331
XTAL
CLKIN
DR1A
SCLK1
RFS1/
SROM
DATA
CLK
RESET
13 MHz
CLKOUT
RESET
SERIAL
E2PROM
Figure 4. Basic System Configuration
Clock Signals
The ADMC331 can be clocked by either a crystal or a TTL-
compatible clock signal. The CLKIN input cannot be halted,
changed during operation nor operated below the specified
minimum frequency during normal operation. If an external
clock is used, it should be a TTL-compatible signal running at
half the instruction rate. The signal is connected to the CLKIN
pin of the ADMC331. In this mode, with an external clock
signal, the XTAL pin must be left unconnected. The ADMC331
uses an input clock with a frequency equal to half the instruc-
tion rate; a 13 MHz input clock yields a 38.5 ns processor cycle
(which is equivalent to 26 MHz). Normally, instructions are
executed in a single processor cycle. All device timing is
relative to the internal instruction rate, which is indicated by
the CLKOUT signal.
Because the ADMC331 includes an on-chip oscillator feedback
circuit, an external crystal may be used instead of a clock
source, as shown in Figure 4. The crystal should be connected
across the CLKIN and XTAL pins, with two capacitors as
shown in Figure 4. A parallel-resonant, fundamental frequency,
microprocessor-grade crystal should be used. A clock output
signal (CLKOUT) is generated by the processor at the processor’s
cycle rate of twice the input frequency. This output can be
enabled and disabled by the CLKODIS bit of the SPORT0
Autobuffer Control Register, DM[0x3FF3]. However, extreme
care must be exercised when using this bit since disabling
CLKOUT effectively disables all motor control peripherals,
except the watchdog timer.
Reset
The
RESET signal initiates a master reset of the ADMC331.
The
RESET signal must be asserted during the power-up se-
quence to assure proper initialization.
RESET during initial
power-up must be held long enough to allow the internal clock
to stabilize. If
RESET is activated any time after power-up, the
clock continues to run and does not require stabilization time.
The power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid VDD is ap-
plied to the processor, and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum
of 2000 CLKIN cycles ensures that the PLL has locked, but
does not include the crystal oscillator start-up time. During this
power-up sequence, the
RESET signal should be held low. On
any subsequent resets, the
RESET signal must meet the mini-
mum pulsewidth specification, tRSP.
If an RC circuit is used to generate the
RESET signal, the use of
an external Schmitt trigger is recommended.
The master reset sets all internal stack pointers to the empty
stack condition, masks all interrupts, initializes DSP core regis-
ters and performs a full reset of all of the motor control periph-
erals. When the
RESET line is released, the first instruction is
fetched from internal program memory ROM at location 0x0800.
The internal monitor code at this location then commences the
boot-loading sequence over the serial port, SPORT1. A soft-
ware controlled full peripheral reset is achieved by toggling the
DSP FL2 flag from 1 to 0 to 1 again.


Số phần tương tự - ADMC331-ADVEVALKIT

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADMC331-ADVEVALKIT AD-ADMC331-ADVEVALKIT Datasheet
248Kb / 36P
   Single Chip DSP Motor Controller
REV. B
More results

Mô tả tương tự - ADMC331-ADVEVALKIT

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADMC331 AD-ADMC331_15 Datasheet
247Kb / 36P
   Single Chip DSP Motor Controller
REV. B
ADMC330 AD-ADMC330 Datasheet
163Kb / 20P
   Single Chip DSP Motor Controller
REV. 0
ADMC331 AD-ADMC331 Datasheet
248Kb / 36P
   Single Chip DSP Motor Controller
REV. B
ADMC401 AD-ADMC401_15 Datasheet
414Kb / 60P
   Single-Chip, DSP-Based High Performance Motor Controller
REV. B
ADMC401 AD-ADMC401 Datasheet
417Kb / 60P
   Single-Chip, DSP-Based High Performance Motor Controller
REV. B
ADMC300 AD-ADMC300 Datasheet
297Kb / 42P
   High Performance DSP-Based Motor Controller
REV. B
ADMC300 AD-ADMC300_15 Datasheet
296Kb / 42P
   High Performance DSP-Based Motor Controller
REV. B
ADMC326 AD-ADMC326 Datasheet
219Kb / 31P
   28-Lead ROM-Based DSP Motor Controller
REV. A
ADMCF326 AD-ADMCF326_15 Datasheet
528Kb / 36P
   28-Lead Flash Memory DSP Motor Controller
REV. B
ADMCF326 AD-ADMCF326 Datasheet
242Kb / 36P
   28-Lead Flash Memory DSP Motor Controller
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com