công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS7817UCG4 bảng dữ liệu(PDF) 9 Page - Texas Instruments

tên linh kiện ADS7817UCG4
Giải thích chi tiết về linh kiện  12-Bit Differential Input Micro Power Sampling
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADS7817UCG4 bảng dữ liệu(HTML) 9 Page - Texas Instruments

Back Button ADS7817UCG4 Datasheet HTML 5Page - Texas Instruments ADS7817UCG4 Datasheet HTML 6Page - Texas Instruments ADS7817UCG4 Datasheet HTML 7Page - Texas Instruments ADS7817UCG4 Datasheet HTML 8Page - Texas Instruments ADS7817UCG4 Datasheet HTML 9Page - Texas Instruments ADS7817UCG4 Datasheet HTML 10Page - Texas Instruments ADS7817UCG4 Datasheet HTML 11Page - Texas Instruments ADS7817UCG4 Datasheet HTML 12Page - Texas Instruments ADS7817UCG4 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
ADS7817
9
SBAS066A
In each case, care should be taken to ensure that the output
impedance of the sources driving the +In and –In inputs are
matched. If this is not observed, the two inputs could have
different settling times. This may result in offset error, gain
error, and linearity error which change with both temperature
and input voltage. If the impedance cannot be matched, the
errors can be lessened by giving the ADS7817 more acquisi-
tion time.
The input current on the analog inputs depends on a number
of factors: sample rate, input voltage, and source impedance.
Essentially, the current into the ADS7817 charges the inter-
nal capacitor array during the sample period. After this
capacitance has been fully charged, there is no further input
current. The source of the analog input voltage must be able
to charge the input capacitance (15pF) to a 12-bit settling
level within 1.5 clock cycles. When the converter goes into
the hold mode or while it is in the power down mode, the
input impedance is greater than 1G
Ω.
Care must be taken regarding the absolute analog input
voltage. The +In input should always remain within the
range of GND –300mV to VCC +300mV. The –In input
should always remain within the range of GND –300mV to
4V. Outside of these ranges, the converter’s linearity may
not meet specifications.
REFERENCE INPUT
The external reference sets the analog input range. The
ADS7817 will operate with a reference in the range of 100mV
to 2.5V. There are several important implications of this.
As the reference voltage is reduced, the analog voltage
weight of each digital output code is reduced. This is often
referred to as the LSB (least significant bit) size and is equal
to two times the reference voltage divided by 4096. This
means that any offset or gain error inherent in the A/D
converter will appear to increase, in terms of LSB size, as
the reference voltage is reduced. The typical performance
curves of “Change in Offset vs Reference Voltage” and
“Change in Gain vs Reference Voltage” provide more infor-
mation.
The noise inherent in the converter will also appear to
increase with lower LSB size. With a 2.5V reference, the
internal noise of the converter typically contributes only
0.52 LSB peak-to-peak of potential error to the output code.
When the external reference is 100mV, the potential error
contribution from the internal noise will be 25 times larger—
13 LSBs. The errors due to the internal noise are gaussian in
nature and can be reduced by averaging consecutive conver-
sion results.
For more information regarding noise, consult the typical
performance curves “Effective Number of Bits vs Reference
Voltage” and “Peak-to-Peak Noise vs Reference Voltage.”
Note that the effective number of bits (ENOB) figure is
calculated based on the converter’s signal-to-(noise + distor-
tion) with a 1kHz, 0dB input signal. SINAD is related to
ENOB as follows: SINAD = 6.02 • ENOB + 1.76.
With lower reference voltages, extra care should be taken to
provide a clean layout including adequate bypassing, a clean
power supply, a low-noise reference, and a low-noise input
signal. Because the LSB size is lower, the converter will also
be more sensitive to external sources of error such as nearby
digital signals and electromagnetic interference.
The current that must be provided by the external reference
will depend on the conversion result. The current is lowest
at negative full-scale (800h) and is typically 15
µA at a
200kHz conversion rate (25
°C). For the same conditions, the
current will increase as the analog input approaches positive
full scale, reaching 25
µA at an output result of 7FFh. The
current does not increase linearly, but depends, to some
degree, on the bit pattern of the digital output.
The reference current diminishes directly with both conver-
sion rate and reference voltage. As the current from the
reference is drawn on each bit decision, clocking the con-
verter more quickly during a given conversion period will
not reduce the overall current drain from the reference. The
reference current changes only slightly with temperature.
See the curves, “Reference Current vs Sample Rate” and
“Reference Current vs Temperature” in the Typical Perfor-
mance Curves section for more information.
DIGITAL INTERFACE
SERIAL INTERFACE
The ADS7817 communicates with microprocessors and other
digital systems via a synchronous 3-wire serial interface as
shown in Figure 4 and Table I. The DCLOCK signal
synchronizes the data transfer with each bit being transmit-
ted on the falling edge of DCLOCK. Most receiving systems
will capture the bitstream on the rising edge of DCLOCK.
However, if the minimum hold time for DOUT is acceptable,
the system can use the falling edge of DCLOCK to capture
each bit.
TABLE I. Timing Specifications –40
°C to +85°C.
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
tSMPL
Analog Input Sample TIme
1.5
2.0
Clk Cycles
tCONV
Conversion Time
12
Clk Cycles
tCYC
Throughput Rate
200
kHz
tCSD
CS Falling to
0
ns
DCLOCK LOW
tSUCS
CS Falling to
30
ns
DCLOCK Rising
thDO
DCLOCK Falling to
15
ns
Current DOUT Not Valid
tdDO
DCLOCK Falling to Next
85
150
ns
DOUT Valid
tdis
CS Rising to DOUT Tri-State
25
50
ns
ten
DCLOCK Falling to DOUT
50
100
ns
Enabled
tf
DOUT Fall Time
70
100
ns
tr
DOUT Rise Time
60
100
ns


Số phần tương tự - ADS7817UCG4

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7817 BURR-BROWN-ADS7817 Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7817B BURR-BROWN-ADS7817B Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7817C BURR-BROWN-ADS7817C Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
More results

Mô tả tương tự - ADS7817UCG4

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7817 BURR-BROWN-ADS7817 Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
National Semiconductor ...
ADC121S625 NSC-ADC121S625 Datasheet
1Mb / 20P
   12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter
logo
Texas Instruments
ADC121S625 TI1-ADC121S625_15 Datasheet
1Mb / 31P
[Old version datasheet]   12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter
ADS7816EB TI1-ADS7816EB Datasheet
984Kb / 24P
[Old version datasheet]   12-Bit High Speed Micro Power Sampling
ADS7816PG4 TI-ADS7816PG4 Datasheet
931Kb / 23P
[Old version datasheet]   12-Bit High Speed Micro Power Sampling
ADC121S625 TI1-ADC121S625_14 Datasheet
1Mb / 31P
[Old version datasheet]   ADC121S625 12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter
logo
Analog Devices
AD7356 AD-AD7356_15 Datasheet
636Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
REV. A
AD7352 AD-AD7352 Datasheet
518Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. 0
AD7356 AD-AD7356_08 Datasheet
531Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
REV. 0
AD7352 AD-AD7352_15 Datasheet
623Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com