công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADS7817UC bảng dữ liệu(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADS7817UC
Giải thích chi tiết về linh kiện  12-Bit Differential Input Micro Power Sampling
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADS7817UC bảng dữ liệu(HTML) 10 Page - Texas Instruments

Back Button ADS7817UC Datasheet HTML 6Page - Texas Instruments ADS7817UC Datasheet HTML 7Page - Texas Instruments ADS7817UC Datasheet HTML 8Page - Texas Instruments ADS7817UC Datasheet HTML 9Page - Texas Instruments ADS7817UC Datasheet HTML 10Page - Texas Instruments ADS7817UC Datasheet HTML 11Page - Texas Instruments ADS7817UC Datasheet HTML 12Page - Texas Instruments ADS7817UC Datasheet HTML 13Page - Texas Instruments ADS7817UC Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 21 page
background image
ADS7817
10
SBAS066A
CS/SHDN
D
OUT
DCLOCK
t
DATA
t
SUCS
t
CYC
t
CONV
POWER
DOWN
t
SMPL
Note: (1) After completing the data transfer, if further clocks are applied with CS
LOW, the A/D will output LSB-First data then followed with zeroes indefinitely.
B11
(MSB)
B10 B9
B8
B7
B6
B5
B4
B3
B2
B1 B0(1)
NULL
BIT
HI-Z
HI-Z
B11 B10
B9
B8
NULL
BIT
CS/SHDN
D
OUT
DCLOCK
t
CONV
t
DATA
t
SUCS
t
CSD
t
CSD
t
CYC
POWER DOWN
t
SMPL
Note: (2) After completing the data transfer, if further clocks are applied with CS
LOW, the A/D will output zeroes indefinitely.
t
DATA: During this time, the bias current and the comparator power down and the reference input
becomes a high impedance node, leaving the CLK running to clock out LSB-First data or zeroes.
B11
(MSB)
B10 B9
B8
B7
B6
B5
B4
B4
B3
B3
B2
B2
B1
B1
B0
NULL
BIT
HI-Z
HI-Z
B5
B6
B7
B8
B9
B10 B11
(2)
A falling CS signal initiates the conversion and data transfer.
The first 1.5 to 2.0 clock periods of the conversion cycle are
used to sample the input signal. After the second falling
DCLOCK edge, DOUT is enabled and will output a LOW
value for one clock period. For the next 12 DCLOCK
periods, DOUT will output the conversion result, most sig-
nificant bit first. After the least significant bit (B0) has been
output, subsequent clocks will repeat the output data but in
a least significant bit first format.
After the most significant bit (B11) has been repeated, DOUT
will tri-state. Subsequent clocks will have no effect on the
converter. A new conversion is initiated only when CS has
been taken HIGH and returned LOW.
DATA FORMAT
The output data from the ADS7817 is in Binary Two’s
Complement format as shown in Table II. This table repre-
sents the ideal output code for the given input voltage and
does not include the effects of offset, gain error, or noise.
POWER DISSIPATION
The architecture of the converter, the semiconductor fabrica-
tion process, and a careful design allow the ADS7817 to
convert at up to a 200kHz rate while requiring very little
power. Still, for the absolute lowest power dissipation, there
are several things to keep in mind.
The power dissipation of the ADS7817 scales directly with
conversion rate. The first step to achieving the lowest power
dissipation is to find the lowest conversion rate that will
satisfy the requirements of the system.
In addition, the ADS7817 is in power down mode under two
conditions: when the conversion is complete and whenever
CS is HIGH (see Figure 1). Ideally, each conversion should
occur as quickly as possible, preferably, at a 3.2MHz clock
rate. This way, the converter spends the longest possible
time in the power down mode. This is very important as the
converter not only uses power on each DCLOCK transition
(as is typical for digital CMOS components) but also uses
some current for the analog circuitry, such as the compara-
tor. The analog section dissipates power continuously, until
the power down mode is entered.
Figure 6 shows the current consumption of the ADS7817
versus sample rate. For this graph, the converter is clocked
at 3.2MHz regardless of the sample rate—CS is HIGH for
the remaining sample period. Figure 7 also shows current
consumption versus sample rate. However, in this case, the
DCLOCK period is 1/16th of the sample period—CS is
HIGH for one DCLOCK cycle out of every 16.
FIGURE 4. ADS7817 Basic Timing Diagrams.
DESCRIPTION
ANALOG VALUE
Full Scale Input Span
2 • VREF
Least Significant
2 • VREF/4096
Bit (LSB)
+Full Scale
VREF –1 LSB
0111 1111 1111
7FF
Midscale
0V
0000 0000 0000
000
Midscale – 1 LSB
0V – 1 LSB
1111 1111 1111
FFF
–Full Scale
–VREF
1000 0000 0000
800
TABLE II. Ideal Input Voltages and Output Codes.
DIGITAL OUTPUT:
BINARY TWO’S COMPLEMENT
BINARY CODE
HEX CODE


Số phần tương tự - ADS7817UC

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7817 BURR-BROWN-ADS7817 Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7817B BURR-BROWN-ADS7817B Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
ADS7817C BURR-BROWN-ADS7817C Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
More results

Mô tả tương tự - ADS7817UC

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Burr-Brown (TI)
ADS7817 BURR-BROWN-ADS7817 Datasheet
172Kb / 15P
   12-Bit Differential Input Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER
logo
National Semiconductor ...
ADC121S625 NSC-ADC121S625 Datasheet
1Mb / 20P
   12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter
logo
Texas Instruments
ADC121S625 TI1-ADC121S625_15 Datasheet
1Mb / 31P
[Old version datasheet]   12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter
ADS7816EB TI1-ADS7816EB Datasheet
984Kb / 24P
[Old version datasheet]   12-Bit High Speed Micro Power Sampling
ADS7816PG4 TI-ADS7816PG4 Datasheet
931Kb / 23P
[Old version datasheet]   12-Bit High Speed Micro Power Sampling
ADC121S625 TI1-ADC121S625_14 Datasheet
1Mb / 31P
[Old version datasheet]   ADC121S625 12-Bit, 50 ksps to 200 ksps, Differential Input, Micro Power Sampling A/D Converter
logo
Analog Devices
AD7356 AD-AD7356_15 Datasheet
636Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
REV. A
AD7352 AD-AD7352 Datasheet
518Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. 0
AD7356 AD-AD7356_08 Datasheet
531Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
REV. 0
AD7352 AD-AD7352_15 Datasheet
623Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com