công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADC12D1600RFIUT bảng dữ liệu(PDF) 9 Page - Texas Instruments |
|
|
ADC12D1600RFIUT bảng dữ liệu(HTML) 9 Page - Texas Instruments |
9 / 74 page GND VA GND VA GND VA 50 k: VA GND GND VA ADC12D1000RF, ADC12D1600RF www.ti.com SNAS519G – JULY 2011 – REVISED APRIL 2013 Table 2-2. Control and Status Balls (continued) Ball No. Name Equivalent Circuit Description Calibration cycle initiate. The user can command the device to execute a self-calibration cycle by holding this input high a minimum of tCAL_H after having held it low a minimum of tCAL_L. If this input is held high at the time of power-on, the automatic power-on calibration cycle is inhibited until this D6 CAL input is cycled low-then-high. This pin is active in both ECM and Non-ECM. In ECM, this pin is logically OR'd with the CAL Bit (Addr: 0h, Bit 15) in the Control Register. Therefore, both pin and bit must be set low and then either can be set high to execute an on-command calibration. Calibration Running indication. This output is B5 CalRun logic-high while the calibration sequence is executing. This output is logic-low otherwise. Power Down I- and Q-channel. Setting either input to logic-high powers down the respective I- or Q- channel. Setting either input to logic-low brings the respective I- or Q-channel to a operational state U3 PDI after a finite time delay. This pin is active in both V3 PDQ ECM and Non-ECM. In ECM, each Pin is logically OR'd with its respective Bit. Therefore, either this pin or the PDI and PDQ Bit in the Control Register can be used to power-down the I- and Q-channel (Addr: 0h, Bit 11 and Bit 10), respectively. Test Pattern Mode select. With this input at logic- high, the device continuously outputs a fixed, repetitive test pattern at the digital outputs. In the A4 TPM ECM, this input is ignored and the Test Pattern Mode can only be activated through the Control Register by the TPM Bit (Addr: 0h, Bit 12). Non-Demuxed Mode select. Setting this input to logic-high causes the digital output bus to be in the 1:1 Non-Demuxed Mode. Setting this input to A5 NDM logic-low causes the digital output bus to be in the 1:2 Demuxed Mode. This feature is pin-controlled only and remains active during ECM and Non- ECM. Copyright © 2011–2013, Texas Instruments Incorporated Device Information 9 Submit Documentation Feedback Product Folder Links: ADC12D1000RF ADC12D1600RF |
Số phần tương tự - ADC12D1600RFIUT |
|
Mô tả tương tự - ADC12D1600RFIUT |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |