công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD1861N bảng dữ liệu(PDF) 7 Page - Analog Devices |
|
AD1861N bảng dữ liệu(HTML) 7 Page - Analog Devices |
7 / 12 page AD1851/AD1861 REV. A –7– AD1851 DIGITAL CIRCUIT CONSIDERATIONS AD1851 Input Data Data is transmitted to the AD1851 in a bit stream composed of 16-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable (LE) signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 16th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 5 illustrates the general signal require- ments for data transfer to the AD1851. DATA CLOCK LATCH S M B L S B Figure 5. Signal Requirements for AD1851 Figure 6 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished prop- erly. The input pins of the AD1851 are both TTL and 5 V CMOS compatible. The input requirements illustrated in Fig- ures 5 and 6 are compatible with data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1851 input clock can run at a 12.5 MHz rate. This clock rate will allow data transfer rates for 2 , 4 or 8 or 16 oversampling reconstructions. >40ns >40ns >30ns >30ns >15ns >40ns DATA CLOCK LATCH >15ns >30ns >80.0ns >15ns Figure 6. Timing Relationships of AD1851 Input Signals AD1861 DIGITAL CIRCUIT CONSIDERATIONS AD1861 Input Data Data is transmitted to the AD1861 in a bit stream composed of 18-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation. They are the Data, Clock and Latch Enable (LE) signals. Input data bits are clocked into the input register on the rising edge of the Clock signal. The LSB is clocked in on the 18th clock pulse. When all data bits are loaded, a low-going Latch Enable pulse updates the DAC input. Figure 7 illustrates the general signal require- ments for data transfer to the AD1861. DATA CLOCK LATCH L S B M B S Figure 7. Signal Requirements for AD1861 Figure 8 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished prop- erly. The input pins of the AD1861 are both TTL and 5 V CMOS compatible. The input requirements illustrated in Fig- ures 7 and 8 are compatible with data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1861 input clock can run at a 13.5 MHz rate. This clock rate will allow data transfer rates for 2 , 4 or 8 or 16 oversampling reconstructions. >40ns >40ns >30ns >30ns >15ns >40ns DATA CLOCK LATCH >15ns >30ns >74.1ns >15ns Figure 8. Timing Relationships of AD1861 Input Signals |
Số phần tương tự - AD1861N |
|
Mô tả tương tự - AD1861N |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |