công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ML2004 bảng dữ liệu(PDF) 8 Page - Fairchild Semiconductor |
|
ML2004 bảng dữ liệu(HTML) 8 Page - Fairchild Semiconductor |
8 / 11 page ML2003, ML2004 PRODUCT SPECIFICATION 8 REV. 1.1.1 3/19/01 Table 2. Coarse Gain Settings (F3-F0 = 0) The device also has the capability to read out the data word stored in the latch. This can be done by parallel loading the data from the latch back into the shift register when the latch signal, LATO, is high. The LATO pulse must occur when SCK is low. Then, the data word can be shifted out of the shift register serially to the output, SOD, on falling edges of the shift clock, SCK. The loading and reading of the data word can be done continuously or in burst. Since the shift register and latch circuitry inside the device is static, there are no minimum frequency requirements on the clocks or data pulses. However, there is coupling (typically less than 100µV) of the digital signals into the analog section. This coupling can be minimized by clocking the data bursts in during noncritical intervals or at a frequency outside the analog frequency range. Parallel Mode The parallel mode is selected by setting SER/PAR pin low. The parallel interface allows the gain settings to be set with external switches or from a parallel microprocessor inter- face. In parallel mode, the shift register and latch are bypassed and connections are made directly to the gain select bits with external pins ATTEN/GAIN, C3-C0, and F3-F0. Tables 1 and 2 describe how these pins program the gain. The pins ATTEN/GAIN, C3-C0, and F3-F0 have internal pulldown resistors to GND. The typical value of these pulldown resistors is 100k Ω. C3 C2 C1 C0 Ideal Gain (dB) ATTEN/GAIN = 1 ATTEN/GAIN = 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 -1.5 -3.0 -4.5 -6.0 -7.5 -9.0 -10.5 -12.0 -13.5 -15.0 -16.5 -18.0 -19.5 -21.0 -22.5 0 1.5 3.0 4.5 6.0 7.5 9.0 10.5 12.0 13.5 15.0 16.5 18.0 19.5 21.0 22.5 Figure 10. Serial Mode Timing SCK SCK 01 2 3 4 5 6 7 8 01 2 3 4 5 6 7 8 a) LOAD b) READ SID SID LATI LATI LATO LATO SOD SOD F0 F1 F2 F3 C0 C1 C2 C3 ATT/ GAIN F0 F1 F2 F3 C0 C1 C2 C3 ATT/ GAIN |
Số phần tương tự - ML2004 |
|
Mô tả tương tự - ML2004 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |