công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADCLK905 bảng dữ liệu(PDF) 11 Page - Analog Devices

tên linh kiện ADCLK905
Giải thích chi tiết về linh kiện  Ultrafast SiGe ECL Clock/Data Buffers
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADCLK905 bảng dữ liệu(HTML) 11 Page - Analog Devices

Back Button ADCLK905 Datasheet HTML 7Page - Analog Devices ADCLK905 Datasheet HTML 8Page - Analog Devices ADCLK905 Datasheet HTML 9Page - Analog Devices ADCLK905 Datasheet HTML 10Page - Analog Devices ADCLK905 Datasheet HTML 11Page - Analog Devices ADCLK905 Datasheet HTML 12Page - Analog Devices ADCLK905 Datasheet HTML 13Page - Analog Devices ADCLK905 Datasheet HTML 14Page - Analog Devices ADCLK905 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
ADCLK905/ADCLK907/ADCLK925
Rev. 0 | Page 11 of 16
APPLICATIONS INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The ADCLK905/ADCLK907/ADCLK925 buffers are designed
for very high speed applications. Consequently, high speed design
techniques must be used to achieve the specified performance.
It is critically important to use low impedance supply planes for
both the negative supply (VEE) and the positive supply (VCC) planes
as part of a multilayer board. Providing the lowest inductance
return path for switching currents ensures the best possible
performance in the target application.
It is also important to adequately bypass the input and output
supplies. A 1 μF electrolytic bypass capacitor should be placed
within several inches of each power supply pin to ground. In
addition, multiple high quality 0.001 μF bypass capacitors
should be placed as close as possible to each of the VEE and VCC
supply pins and should be connected to the GND plane with
redundant vias. High frequency bypass capacitors should be
carefully selected for minimum inductance and ESR. Parasitic
layout inductance should be strictly avoided to maximize the
effectiveness of the bypass at high frequencies.
OUTPUT STAGES
The specified performance can be achieved only by using proper
transmission line terminations. The outputs of the ADCLK905/
ADCLK907/ADCLK925 buffers are designed to directly drive
800 mV into 50 Ω cable or microstrip/stripline transmission
lines terminated with 50 Ω referenced to VCC − 2 V. The PECL
output stage is shown in Figure 25. The outputs are designed for
best transmission line matching. If high speed signals must be
routed more than a centimeter, either the microstrip or the
stripline technique is required to ensure proper transition times
and to prevent excessive output ringing and pulse width-
dependent propagation delay dispersion.
VEE
VCC
Q
Q
Figure 25. Simplified Schematic Diagram of
the ADCLK905/ADCLK907/ADCLK925 PECL Output Stage
OPTIMIZING HIGH SPEED PERFORMANCE
As with any high speed circuit, proper design and layout
techniques are essential to obtaining the specified performance.
Stray capacitance, inductance, inductive power and ground
impedances, or other layout issues can severely limit performance
and cause oscillation. Discontinuities along input and output
transmission lines can also severely limit the specified jitter
performance by reducing the effective input slew rate.
In a 50 Ω environment, input and output matching have a
significant impact on performance. The buffer provides internal
50 Ω termination resistors for both D and D inputs. The return
side should normally be connected to the reference pin provided.
The termination potential should be carefully bypassed, using
ceramic capacitors to prevent undesired aberrations on the
input signal due to parasitic inductance in the termination
return path. If the inputs are directly coupled to a source, care
must be taken to ensure the pins are within the rated input
differential and common-mode ranges.
If the return is floated, the device exhibits 100 Ω cross termination,
but the source must then control the common-mode voltage
and supply the input bias currents.
There are ESD/clamp diodes between the input pins to prevent
the application of excessive offsets to the input transistors. ESD
diodes are not optimized for best ac performance. When a
clamp is desired, it is recommended that appropriate external
diodes be used.
BUFFER RANDOM JITTER
The ADCLK905/ADCLK907/ADCLK925 are specifically
designed to minimize added random jitter over a wide input
slew rate range. Provided sufficient voltage swing is present,
random jitter is affected most by the slew rate of the input signal.
Whenever possible, excessively large input signals should be
clamped with fast Schottky diodes because attenuators reduce
the slew rate. Input signal runs of more than a few centimeters
should be over low loss dielectrics or cables with good high
frequency characteristics.


Số phần tương tự - ADCLK905

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADCLK905 AD-ADCLK905 Datasheet
867Kb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
ADCLK905BCPZ-R2 AD-ADCLK905BCPZ-R2 Datasheet
867Kb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
ADCLK905BCPZ-R7 AD-ADCLK905BCPZ-R7 Datasheet
867Kb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
ADCLK905BCPZ-WP AD-ADCLK905BCPZ-WP Datasheet
867Kb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
ADCLK905 AD-ADCLK905_15 Datasheet
1Mb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
REV. 0
More results

Mô tả tương tự - ADCLK905

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADCLK907 AD-ADCLK907_15 Datasheet
1Mb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
REV. 0
ADCLK905 AD-ADCLK905_15 Datasheet
1Mb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
REV. 0
ADCLK925 AD-ADCLK925_15 Datasheet
1Mb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
REV. 0
ADCLK925BCPZ-WP AD-ADCLK925BCPZ-WP Datasheet
1Mb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
REV. 0
ADCLK905 AD-ADCLK905_17 Datasheet
867Kb / 16P
   Ultrafast SiGe ECL Clock/Data Buffers
ADCLK914 AD-ADCLK914 Datasheet
302Kb / 11P
   Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer
ADCLK914BCPZ-WP AD-ADCLK914BCPZ-WP Datasheet
304Kb / 12P
   Ultrafast, SiGe, Open-Collector HVDS Clock/Data Buffer
REV. A
logo
ON Semiconductor
NBSG14 ONSEMI-NBSG14_14 Datasheet
397Kb / 12P
   SiGe Differential 1:4 Clock/Data Driver
June, 2014 ??Rev. 17
MC10EP52 ONSEMI-MC10EP52_16 Datasheet
189Kb / 11P
   ECL Differential Data and Clock D Flip?륡lop
August, 2016 ??Rev. 8
logo
Analog Devices
ADCMP580 AD-ADCMP580 Datasheet
305Kb / 16P
   Ultrafast SiGe Voltage Comparator
Rev. PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com