công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7091BCPZ-RL7 bảng dữ liệu(PDF) 9 Page - Analog Devices

tên linh kiện AD7091BCPZ-RL7
Giải thích chi tiết về linh kiện  1 MSPS, Ultralow Power, 12-Bit ADC in 8-Lead LFCSP
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7091BCPZ-RL7 bảng dữ liệu(HTML) 9 Page - Analog Devices

Back Button AD7091BCPZ-RL7 Datasheet HTML 5Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 6Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 7Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 8Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 9Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 10Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 11Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 12Page - Analog Devices AD7091BCPZ-RL7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
Data Sheet
AD7091
Rev. A | Page 9 of 20
TERMINOLOGY
Integral Nonlinearity (INL)
INL is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. For the
AD7091, the endpoints of the transfer function are zero scale
(a point 0.5 LSB below the first code transition) and full scale
(a point 0.5 LSB above the last code transition).
Differential Nonlinearity (DNL)
DNL is the difference between the measured and the ideal
1 LSB change between any two adjacent codes in the ADC.
Offset Error
Offset error is the deviation of the first code transition (00 … 000
to 00 … 001) from the ideal (such as GND + 0.5 LSB).
Gain Error
Gain error is the deviation of the last code transition (111 … 110
to 111 … 111) from the ideal (such as VDD − 1.5 LSB) after the
offset error has been adjusted out.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode after the
end of a conversion. The track-and-hold acquisition time is the
time required for the output of the track-and-hold amplifier to
reach its final value, within ±0.5 LSB, after a conversion.
Signal-to-Noise Ratio (SNR)
SNR is the measured ratio of signal to noise at the output of the
ADC. The signal is the rms amplitude of the fundamental. Noise
is the sum of all nonfundamental signals up to half the sampling
frequency (fSAMPLE/2), excluding dc.
The ratio is dependent on the number of quantization levels in the
digitization process: the more levels, the smaller the quantization
noise. The theoretical signal-to-noise ratio for an ideal N-bit
converter with a sine wave input is given by
Signal-to-Noise Ratio = (6.02N + 1.76) dB
Therefore, for a 12-bit converter, the SNR is 74 dB.
Signal-to-Noise-and-Distortion Ratio (SINAD)
SINAD is the measured ratio of signal to noise and distortion
at the output of the ADC. The signal is the rms value of the sine
wave, and noise is the rms sum of all nonfundamental signals up
to half the sampling frequency (fSAMPLE/2), including harmonics,
but excluding dc.
Total Unadjusted Error (TUE)
TUE is a comprehensive specification that includes the gain,
linearity, and offset errors.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of harmonics to the funda-
mental. For the AD7091, THD is defined as
( )
1
6
5
4
3
2
V
V
V
V
V
V
THD
2
2
2
2
2
log
20
dB
+
+
+
+
=
where:
V1 is the rms amplitude of the fundamental.
V2, V3, V4, V5, and V6 are the rms amplitudes of the second
through the sixth harmonics.
Spurious-Free Dynamic Range (SFDR)
SFDR, also known as peak harmonic or spurious noise, is defined
as the ratio of the rms value of the next largest component in the
ADC output spectrum (up to fSAMPLE/2 and excluding dc) to the
rms value of the fundamental.
Aperture Delay
Aperture delay is the measured interval between the leading edge of
the sampling clock and the point at which the ADC samples data.
Aperture Jitter
Aperture jitter is the sample-to-sample variation in the effective
point in time at which the data is sampled.
Full Power Bandwidth
Full power bandwidth is the input frequency at which the ampli-
tude of the reconstructed fundamental is reduced by 0.1 dB or
3 dB for a full-scale input.


Số phần tương tự - AD7091BCPZ-RL7

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7091R AD-AD7091R Datasheet
454Kb / 20P
   1 MSPS, Ultralow Power, 12-Bit ADC in 10-Lead LFCSP and MSOP
REV. 0
AD7091R AD-AD7091R Datasheet
454Kb / 20P
   1 MSPS, Ultralow Power, 12-Bit ADC in 10-Lead LFCSP and MSOP
REV. 0
AD7091R AD-AD7091R Datasheet
376Kb / 8P
   EVALUATION AND DESIGN SUPPORT
AD7091R-2 AD-AD7091R-2 Datasheet
861Kb / 42P
   2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit SAR ADC
AD7091R-2BCPZ AD-AD7091R-2BCPZ Datasheet
861Kb / 42P
   2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit SAR ADC
More results

Mô tả tương tự - AD7091BCPZ-RL7

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7091RBRMZ AD-AD7091RBRMZ Datasheet
454Kb / 20P
   1 MSPS, Ultralow Power, 12-Bit ADC in 10-Lead LFCSP and MSOP
REV. 0
AD7091R AD-AD7091R Datasheet
454Kb / 20P
   1 MSPS, Ultralow Power, 12-Bit ADC in 10-Lead LFCSP and MSOP
REV. 0
AD7091R-5 AD-AD7091R-5 Datasheet
699Kb / 34P
   4-Channel, I2C, Ultralow Power, 12-Bit ADC in 20-Lead LFCSP/TSSOP
logo
Texas Instruments
ADS4128 TI1-ADS4128_14 Datasheet
1Mb / 62P
[Old version datasheet]   12-Bit, 200-MSPS, Ultralow-Power ADC
ADS4128 TI1-ADS4128_16 Datasheet
2Mb / 57P
[Old version datasheet]   12-Bit, 200-MSPS, Ultralow-Power ADC
ADS4128 TI-ADS4128 Datasheet
1Mb / 61P
[Old version datasheet]   12-Bit, 200-MSPS, Ultralow-Power ADC
logo
List of Unclassifed Man...
AD7091R-2BRUZ ETC2-AD7091R-2BRUZ Datasheet
1Mb / 41P
   2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit ADC in 16-/20-/24-Lead TSSOP
logo
Analog Devices
AD7980 AD-AD7980_17 Datasheet
772Kb / 28P
   16-Bit, 1 MSPS, PulSAR ADC in MSOP/LFCSP
AD7091R-2 AD-AD7091R-2 Datasheet
861Kb / 42P
   2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit SAR ADC
AD7980 AD-AD7980_15 Datasheet
862Kb / 29P
   16-Bit, 1 MSPS PulSAR ADC in MSOP/LFCSP
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com