công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD5172BRM10 bảng dữ liệu(PDF) 5 Page - Analog Devices |
|
AD5172BRM10 bảng dữ liệu(HTML) 5 Page - Analog Devices |
5 / 24 page AD5172/AD5173 Rev. H | Page 5 of 24 Parameter Symbol Conditions Min Typ1 Max Unit POWER SUPPLIES Power Supply Range VDD_RANGE 2.7 5.5 V OTP Supply Voltage9, 10 VDD_OTP TA = 25°C 5.6 5.7 5.8 V Supply Current IDD VIH = 5 V or VIL = 0 V 3.5 6 μA OTP Supply Current9, 11, 12 IDD_OTP VDD_OTP = 5.0 V, TA = 25°C 100 mA Power Dissipation13 PDISS VIH = 5 V or VIL = 0 V, VDD = 5 V 33 μW Power Supply Sensitivity PSS VDD = 5 V ± 10%, code = midscale ±0.02 ±0.08 %/% DYNAMIC CHARACTERISTICS14 Bandwidth, −3 dB BW RAB = 10 kΩ, code = 0x80 600 kHz RAB = 50 kΩ, code = 0x80 100 kHz RAB = 100 kΩ, code = 0x80 40 kHz Total Harmonic Distortion THDW VA = 1 V rms, VB = 0 V, f = 1 kHz, RAB = 10 kΩ 0.1 % VW Settling Time tS VA = 5 V, VB = 0 V, ±1 LSB error band 2 μs Resistor Noise Voltage Density eN_WB RWB = 5 kΩ, RS = 0 Ω 9 nV/√Hz 1 Typical specifications represent average readings at 25°C and VDD = 5 V. 2 Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic. 3 VA = VDD, VB = 0 V, wiper (VW) = no connect. 4 Specifications apply to all VRs. 5 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions. 6 Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. 7 Guaranteed by design, but not subject to production test. 8 Measured at Terminal A. Terminal A is open circuited in shutdown mode. 9 The minimum voltage requirement on the VIH is 0.7 V × VDD. For example, VIH minimum = 3.5 V when VDD = 5 V. It is typical for the SCL and SDA resistors to be pulled up to VDD. However, care must be taken to ensure that the minimum VIH is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors. 10 Different from the operating power supply; the power supply for OTP is used one time only. 11 Different from the operating current; the supply current for OTP lasts approximately 400 ms for one time only. 12 See Figure 30 for an energy plot during an OTP program. 13 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation. 14 All dynamic characteristics use VDD = 5 V. |
Số phần tương tự - AD5172BRM10 |
|
Mô tả tương tự - AD5172BRM10 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |