công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADC0804-N bảng dữ liệu(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADC0804-N
Giải thích chi tiết về linh kiện  CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADC0804-N bảng dữ liệu(HTML) 4 Page - Texas Instruments

  ADC0804-N Datasheet HTML 1Page - Texas Instruments ADC0804-N Datasheet HTML 2Page - Texas Instruments ADC0804-N Datasheet HTML 3Page - Texas Instruments ADC0804-N Datasheet HTML 4Page - Texas Instruments ADC0804-N Datasheet HTML 5Page - Texas Instruments ADC0804-N Datasheet HTML 6Page - Texas Instruments ADC0804-N Datasheet HTML 7Page - Texas Instruments ADC0804-N Datasheet HTML 8Page - Texas Instruments ADC0804-N Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 48 page
background image
ADC0801, ADC0802
ADC0803, ADC0804, ADC0805
SNOSBI1B – NOVEMBER 2009 – REVISED FEBRUARY 2013
www.ti.com
AC ELECTRICAL CHARACTERISTICS
The following specifications apply for VCC=5 VDC and TMIN≤ TA≤TMAX (unless otherwise specified)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fCLK = 640 kHz
(1)
103
114
µs
TC
Conversion Time
See (2)(1)
66
73
1/fCLK
Clock Frequency
100
640
1460
kHz
fCLK
VCC = 5V
(2)
Clock Duty Cycle
40%
60%
INTR tied to WR with CS = 0 VDC,
CR
Conversion Rate in Free-Running Mode
8770
9708
conv/s
fCLK = 640 kHz
tW(WR)L
Width of WR Input (Start Pulse Width)
CS = 0 VDC (3)
100
ns
Access Time (Delay from Falling Edge of RD
tACC
CL = 100 pF
135
200
ns
to Output Data Valid)
TRI-STATE Control (Delay from Rising Edge of CL = 10 pF, RL = 10k (See TRI-STATE
t1H, t0H
125
200
ns
RD to Hi-Z State)
TEST CIRCUITS AND WAVEFORMS)
Delay from Falling Edge of WR or RD to Reset
tWI, tRI
300
450
ns
of INTR
CIN
Input Capacitance of Logic Control Inputs
5
7.5
pF
COUT
TRI-STATE Output Capacitance (Data Buffers)
5
7.5
pF
CONTROL INPUTS [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]
VIN (1)
Logical “1” Input Voltage (Except Pin 4 CLK IN) VCC = 5.25 VDC
2
15
VDC
VIN (0)
Logical “0” Input Voltage (Except Pin 4 CLK IN) VCC = 4.75 VDC
0.8
VDC
IIN (1)
Logical “1” Input Current (All Inputs)
VIN = 5 VDC
0.005
1
µADC
IIN (0)
Logical “0” Input Current (All Inputs)
VIN = 0 VDC
–1 –0.005
µADC
CLOCK IN AND CLOCK R
CLK IN (Pin 4) Positive Going Threshold
VT+
2.7
3.1
3.5
VDC
Voltage
CLK IN (Pin 4) Negative Going Threshold
VT
1.5
1.8
2.1
VDC
Voltage
VH
CLK IN (Pin 4) Hysteresis (VT+)–(VT−)
0.6
1.3
2
VDC
VOUT (0)
Logical “0” CLK R Output Voltage
IO = 360 µA, VCC = 4.75 VDC
0.4
VDC
VOUT (1)
Logical “1” CLK R Output Voltage
IO = −360 µA, VCC = 4.75 VDC
2.4
VDC
DATA OUTPUTS AND INTR
Logical “0” Output Voltage
VOUT (0)
Data Outputs
IOUT = 1.6 mA, VCC = 4.75 VDC
0.4
VDC
INTR Output
IOUT = 1.0 mA, VCC = 4.75 VDC
0.4
VDC
IO = −360 µA, VCC = 4.75 VDC
2.4
VDC
VOUT (1)
Logical “1” Output Voltage
IO = −10 µA, VCC = 4.75 VDC
4.5
VDC
VOUT = 0 VDC
–3
µADC
TRI-STATE Disabled Output Leakage (All Data
IOUT
Buffers)
VOUT = 5 VDC
3
µADC
ISOURCE
VOUT Short to GND, TA = 2 5°C
4.5
6
mADC
ISINK
VOUT Short to VCC, TA = 25°C
9
16
mADC
POWER SUPPLY
Supply Current (Includes Ladder Current)
fCLK = 640 kHz, VREF/2 = NC,
ICC
ADC0801/02/03/04LCJ/05
1.1
1.8
mA
TA = 25°C and CS = 5 V
ADC0804LCN/LCWM
1.9
2.5
mA
(1)
Accuracy is specified at fCLK = 640 kHz. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle
limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.
(2)
With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the
conversion process. The start request is internally latched, see Figure 48 and FUNCTIONAL DESCRIPTION.
(3)
The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide
pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse
(see TIMING DIAGRAMS).
4
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: ADC0801, ADC0802 ADC0803, ADC0804, ADC0805


Số phần tương tự - ADC0804-N

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
NXP Semiconductors
ADC0804-1CD PHILIPS-ADC0804-1CD Datasheet
154Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
ADC0804-1CN PHILIPS-ADC0804-1CN Datasheet
154Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
ADC0804-1LCD PHILIPS-ADC0804-1LCD Datasheet
154Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
ADC0804-1LCN PHILIPS-ADC0804-1LCN Datasheet
154Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
More results

Mô tả tương tự - ADC0804-N

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Nippon Precision Circui...
SM6150 NPC-SM6150 Datasheet
161Kb / 6P
   Successive-approximation 8-bit A/D Converter
SM6155P NPC-SM6155P Datasheet
183Kb / 7P
   Successive-approximation 8-bit A/D Converter
logo
List of Unclassifed Man...
ZN439 ETC1-ZN439 Datasheet
344Kb / 25P
   8-Bit Successive Approximation A-D Converter
logo
Analog Devices
AD5210 AD-AD5210 Datasheet
7Mb / 8P
   12 BIT SUCCESSIVE APPROXIMATION HIGH ACCURACY A/D CONVERTERS
REV. A
AD5210 AD-AD5210_15 Datasheet
7Mb / 8P
   12 BIT SUCCESSIVE APPROXIMATION HIGH ACCURACY A/D CONVERTERS
REV. A
logo
Zarlink Semiconductor I...
ZN427E8 ZARLINK-ZN427E8 Datasheet
311Kb / 17P
   MICROPROCESSOR COMPATIBLE 8-BIT SUCCESSIVE APPROXIMATION A-D CONVERTER
logo
Rohm
BH2715FV ROHM-BH2715FV Datasheet
2Mb / 18P
   Successive Approximation A/D Converter
BU1S12S1AG-LB ROHM-BU1S12S1AG-LB Datasheet
1Mb / 20P
   Successive Approximation A/D Converter
logo
National Semiconductor ...
DM54LS502 NSC-DM54LS502 Datasheet
133Kb / 6P
   8-Bit Successive Approximation Register
MNDM54LS502-X NSC-MNDM54LS502-X Datasheet
14Kb / 6P
   8 - BIT SUCCESSIVE APPROXIMATION REGISTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com