công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD5541ARZ-REEL7 bảng dữ liệu(PDF) 4 Page - Analog Devices

tên linh kiện AD5541ARZ-REEL7
Giải thích chi tiết về linh kiện  2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD5541ARZ-REEL7 bảng dữ liệu(HTML) 4 Page - Analog Devices

  AD5541ARZ-REEL7 Datasheet HTML 1Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 2Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 3Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 4Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 5Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 6Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5541ARZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
AD5541/AD5542
Data Sheet
Rev. F | Page 4 of 20
Parameter1
Min
Typ
Max
Unit
Test Conditions
POWER REQUIREMENTS
Digital inputs at rails
VDD
2.7
5.5
V
IDD
125
150
μA
Power Dissipation
0.625
0.825
mW
1 Temperature ranges are as follows: A, B, C versions: −40°C to +85°C; J, L versions: 0°C to 70°C.
2 Reference input resistance is code-dependent, minimum at 0x8555.
3 Guaranteed by design, not subject to production test.
TIMING CHARACTERISTICS
VDD = 2.7 V to 5.5 V ±10%, VREF= 2.5 V, VINH = 3 V and 90% of VDD, VINL = 0 V and 10% of VDD, AGND = DGND = 0 V; −40°C < TA <
+85°C, unless otherwise noted.
Table 3.
Parameter1, 2
Limit
Unit
Description
f
SCLK
25
MHz max
SCLK cycle frequency
t
1
40
ns min
SCLK cycle time
t
2
20
ns min
SCLK high time
t
3
20
ns min
SCLK low time
t
4
10
ns min
CS low to SCLK high setup
t
5
15
ns min
CS high to SCLK high setup
t
6
30
ns min
SCLK high to CS low hold time
t
7
20
ns min
SCLK high to CS high hold time
t
8
15
ns min
Data setup time
t
9
4
ns min
Data hold time (V
INH = 90% of VDD, VINL = 10% of VDD)
t
9
7.5
ns min
Data hold time (V
INH = 3V, VINL = 0 V)
t
10
30
ns min
LDAC pulse width
t
11
30
ns min
CS high to LDAC low setup
t
12
30
ns min
CS high time between active periods
1 Guaranteed by design and characterization. Not production tested
2 All input signals are specified with t
R = tF = 1 ns/V and timed from a voltage level of (VINL + VINH)/2.
SCLK
CS
DIN
DB15
LDAC*
t6
t4
t12
t8
t5
t2
t3
t1
t7
t5
t11
t10
*AD5542 ONLY. CAN BE TIED PERMANENTLY LOW IF REQUIRED.
Figure 3. Timing Diagram


Số phần tương tự - AD5541ARZ-REEL7

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5541AR AD-AD5541AR Datasheet
186Kb / 12P
   5 V, Serial-Input Voltage-Output, 16-Bit DACs
REV. A
More results

Mô tả tương tự - AD5541ARZ-REEL7

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5542LRZ AD-AD5542LRZ Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5542 AD-AD5542_15 Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5542ARZ AD-AD5542ARZ Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5541 AD-AD5541_15 Datasheet
382Kb / 20P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-Bit DACs
Rev. F
AD5551 AD-AD5551_10 Datasheet
460Kb / 16P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 14-Bit DACs
REV. A
AD5542ABCPZ-REEL7 AD-AD5542ABCPZ-REEL7 Datasheet
436Kb / 24P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 12-/16-Bit DAC
REV. A
AD5541A AD-AD5541A Datasheet
1Mb / 24P
   2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-/12-Bit nanoDACs in LFCSP
Rev. PrA
AD7303BRZ AD-AD7303BRZ Datasheet
292Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD7303 AD-AD7303 Datasheet
361Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
AD7303BRZ AD-AD7303BRZ Datasheet
363Kb / 16P
   2.7 V to 5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com