công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9887KS-100 bảng dữ liệu(PDF) 10 Page - Analog Devices

tên linh kiện AD9887KS-100
Giải thích chi tiết về linh kiện  Dual Interface for Flat Panel Displays
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9887KS-100 bảng dữ liệu(HTML) 10 Page - Analog Devices

Back Button AD9887KS-100 Datasheet HTML 6Page - Analog Devices AD9887KS-100 Datasheet HTML 7Page - Analog Devices AD9887KS-100 Datasheet HTML 8Page - Analog Devices AD9887KS-100 Datasheet HTML 9Page - Analog Devices AD9887KS-100 Datasheet HTML 10Page - Analog Devices AD9887KS-100 Datasheet HTML 11Page - Analog Devices AD9887KS-100 Datasheet HTML 12Page - Analog Devices AD9887KS-100 Datasheet HTML 13Page - Analog Devices AD9887KS-100 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
REV. 0
–10–
AD9887
CLAMP
External Clamp Input (Optional)
This logic input may be used to define the
time during which the input signal is clamped
to the reference dc level, (ground for RGB or
midscale for YUV). It should be exercised
when the reference dc level is known to be
present on the analog input channels, typically
during the back porch of the graphics signal.
The CLAMP pin is enabled by setting control
bit EXTCLMP to 1, (the default power-up is 0).
When disabled, this pin is ignored and the
clamp timing is determined internally by
counting a delay and duration from the trailing
edge of the HSYNC input. The logic sense of
this pin is controlled by CLAMPOL. When
not used, this pin must be grounded and
EXTCLMP programmed to 0.
COAST
Clock Generator Coast Input (Optional)
This input may be used to cause the pixel clock
generator to stop synchronizing with HSYNC
and continue producing a clock at its current
frequency and phase. This is useful when
processing signals from sources that fail to
produce horizontal sync pulses when in the
vertical interval. The COAST signal is generally
not required for PC-generated signals. Appli-
cations requiring COAST can do so through
the internal COAST found in the SYNC
processing engine.
The logic sense of this pin is controlled by
COAST Polarity.
When not used, this pin may be grounded and
COAST Polarity programmed to 1, or tied
HIGH and COAST Polarity programmed to 0.
COAST Polarity defaults to 1 at power-up.
CKEXT
External Clock Input (Optional)
This pin may be used to provide an external
clock to the AD9887, in place of the clock
internally generated from HSYNC.
It is enabled by programming EXTCLK to 1.
When an external clock is used, all other internal
functions operate normally. When unused, this
pin should be tied to VDD or to GROUND, and
EXTCLK programmed to 0. The clock phase
adjustment still operates when an external clock
source is used.
CKINV
Sampling Clock Inversion (Optional)
This pin may be used to invert the pixel
sampling clock, which has the effect of
shifting the sampling phase 180
°. This is in
support of Alternate Pixel Sampling mode,
wherein higher-frequency input signals (up
to 280 Mpps) may be captured by first sam-
pling the odd pixels, then capturing the even
pixels on the subsequent frame.
This pin should be exercised only during blanking
intervals (typically vertical blanking) as it may
produce several samples of corrupted data during
the phase shift.
CKINV should be grounded when not used.
Outputs
DRA7-0
Data Output, Red Channel, Port A
DRB7-0
Data Output, Red Channel, Port B
DGA7-0
Data Output, Green Channel, Port A
DGB7-0
Data Output, Green Channel, Port B
DBA7-0
Data Output, Blue Channel, Port A
DBB7-0
Data Output, Blue Channel, Port B
These are the main data outputs. Bit 7 is the MSB.
Each channel has two ports. When the part is
operated in single-channel mode (DEMUX = 0),
all data are presented to Port A, and Port B is
placed in a high-impedance state.
Programming DEMUX to 1 established dual-
channel mode, wherein alternate pixels are
presented to Port A and Port B of each chan-
nel. These will appear simultaneously, two
pixels presented at the time of every second
input pixel, when PAR is set to 1 (parallel
mode). When PAR = 0, pixel data appear
alternately on the two ports, one new sample
with each incoming pixel (interleaved mode).
In dual channel mode, the first pixel after
HSYNC is routed to Port A. The second pixel
goes to Port B, the third to A, etc.
The delay from pixel sampling time to output is
fixed. When the sampling time is changed by
adjusting the PHASE register, the output timing is
shifted as well. The DATACK,
DATACK, and
HSOUT outputs are also moved, so the timing
relationship among the signals is maintained.
DATACK
Data Output Clock
DATACK
Data Output Clock Complement
Differential data clock output signals to be
used to strobe the output data and HSOUT
into external logic.
They are produced by the internal clock gen-
erator and are synchronous with the internal
pixel sampling clock.
When the AD9887 is operated in single-chan-
nel mode, the output frequency is equal to the
pixel sampling frequency. When operating in
dual channel mode, the clock frequency is one-
half the pixel frequency.
When the sampling time is changed by adjusting
the PHASE register, the output timing is shifted
as well. The Data, DATACK,
DATACK, and
HSOUT outputs are all moved, so the timing
relationship among the signals is maintained.


Số phần tương tự - AD9887KS-100

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD9887A AD-AD9887A Datasheet
384Kb / 44P
   Dual Interface for Flat Panel Displays
REV. 0
AD9887A AD-AD9887A Datasheet
918Kb / 52P
   Dual Interface for Flat Panel Display
REV. B
AD9887AKS-100 AD-AD9887AKS-100 Datasheet
384Kb / 44P
   Dual Interface for Flat Panel Displays
REV. 0
AD9887AKS-100 AD-AD9887AKS-100 Datasheet
918Kb / 52P
   Dual Interface for Flat Panel Display
REV. B
AD9887AKS-140 AD-AD9887AKS-140 Datasheet
384Kb / 44P
   Dual Interface for Flat Panel Displays
REV. 0
More results

Mô tả tương tự - AD9887KS-100

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD9887 AD-AD9887_15 Datasheet
1Mb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882 AD-AD9882 Datasheet
370Kb / 36P
   Dual Interface for Flat Panel Displays
REV. A
AD9882A AD-AD9882A_15 Datasheet
985Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882A AD-AD9882A Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882 AD-AD9882_15 Datasheet
376Kb / 36P
   Dual Interface for Flat Panel Displays
REV. A
AD9887A AD-AD9887A Datasheet
384Kb / 44P
   Dual Interface for Flat Panel Displays
REV. 0
AD9886 AD-AD9886 Datasheet
248Kb / 32P
   Analog Interface for Flat Panel Displays
REV. 0
AD9886 AD-AD9886_15 Datasheet
248Kb / 32P
   Analog Interface for Flat Panel Displays
REV. 0
AD9883 AD-AD9883 Datasheet
177Kb / 24P
   110 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9887A AD-AD9887A_15 Datasheet
918Kb / 52P
   Dual Interface for Flat Panel Display
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com