công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7714ACHIPS-3 bảng dữ liệu(PDF) 4 Page - Analog Devices

tên linh kiện AD7714ACHIPS-3
Giải thích chi tiết về linh kiện  3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7714ACHIPS-3 bảng dữ liệu(HTML) 4 Page - Analog Devices

  AD7714ACHIPS-3 Datasheet HTML 1Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 2Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 3Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 4Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 5Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 6Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 7Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 8Page - Analog Devices AD7714ACHIPS-3 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
AD7714–SPECIFICATIONS
Parameter
A Versions
Units
Conditions/Comments
TRANSDUCER BURNOUT14
Current
1
µA nom
Initial Tolerance
±10
% typ
Drift
0.1
%/
°C typ
SYSTEM CALIBRATION
Positive Full-Scale Calibration Limit15
(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Negative Full-Scale Calibration Limit15
–(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Offset Calibration Limit16
–(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
Input Span16
0.8
× V
REF/GAIN
V min
GAIN Is the Selected PGA Gain (Between 1 and 128)
(2.1
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (Between 1 and 128)
POWER REQUIREMENTS
Power Supply Voltages
AVDD Voltage (AD7714-3)
+3 to +3.6
V
For Specified Performance
AVDD Voltage (AD7714-5)
+4.75 to +5.25
V
For Specified Performance
DVDD Voltage
+3 to +5.25
V
For Specified Performance
Power Supply Currents
AVDD Current
AVDD = 3.3 V or 5 V. BST Bit of Filter High Register = 0
17
0.27
mA max
Typically 0.2 mA. BUFFER = 0 V. fCLK IN = 1 MHz or 2.4576 MHz
0.6
mA max
Typically 0.4 mA. BUFFER = DVDD. fCLK IN = 1 MHz or 2.4576 MHz
AVDD = 3.3 V or 5 V. BST Bit of Filter High Register = 1
17
0.5
mA max
Typically 0.3 mA. BUFFER = 0 V. fCLK IN = 2.4576 MHz
1.1
mA max
Typically 0.8 mA. BUFFER = DVDD. fCLK IN = 2.4576 MHz
DVDD Current
18
Digital I/Ps = 0 V or DVDD. External MCLK IN
0.23
mA max
Typically 0.15 mA. DVDD = 3.3 V. fCLK IN = 1 MHz
0.4
mA max
Typically 0.3 mA. DVDD = 5 V. fCLK IN = 1 MHz
0.5
mA max
Typically 0.4 mA. DVDD = 3.3 V. fCLK IN = 2.4576 MHz
0.8
mA max
Typically 0.6 mA. DVDD = 5 V. fCLK IN = 2.4576 MHz
Power Supply Rejection19
See Note 20
dB typ
Normal-Mode Power Dissipation
18
AVDD = DVDD = +3.3 V. Digital I/Ps = 0 V or DVDD. External MCLK IN
1.65
mW max
Typically 1.25 mW. BUFFER = 0 V. fCLK IN = 1 MHz. BST Bit = 0
2.75
mW max
Typically 1.8 mW. BUFFER = +3.3 V. fCLK IN = 1 MHz. BST Bit = 0
2.55
mW max
Typically 2 mW. BUFFER = 0 V. fCLK IN = 2.4576 MHz. BST Bit = 0
3.65
mW max
Typically 2.6 mW. BUFFER = +3.3 V. fCLK IN = 2.4576 MHz. BST Bit = 0
Normal-Mode Power Dissipation
AVDD = DVDD = +5 V. Digital I/Ps = 0 V or DVDD. External MCLK IN
3.35
mW max
Typically 2.5 mW. BUFFER = 0 V. fCLK IN = 1 MHz. BST Bit = 0
5
mW max
Typically 3.5 mW. BUFFER = +5 V. fCLK IN = 1 MHz. BST Bit = 0
5.35
mW max
Typically 4 mW. BUFFER = 0 V. fCLK IN = 2.4576 MHz. BST Bit = 0
7
mW max
Typically 5 mW. BUFFER = +5 V. fCLK IN = 2.4576 MHz. BST Bit = 0
Standby (Power-Down) Current
21
40
µA max
External MCLK IN = 0 V or DVDD. Typically 20
µA. V
DD = +5 V
Standby (Power-Down) Current
21
10
µA max
External MCLK IN = 0 V or DVDD. Typically 5
µA. V
DD = +3.3 V
NOTES
15After calibration, if the input voltage exceeds positive full scale, the converter will output all 1s. If the input is less than negative full scale, then the device outputs all 0s.
16These calibration and span limits apply provided the absolute voltage on the analog inputs does not exceed AV
DD + 30 mV or go more negative than AGND – 30 mV. The
offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
17For higher gains (
≥8) at f
CLK IN = 2.4576 MHz, the BST bit of the Filter High Register must be set to 1. For other conditions, it can be set to 0.
18When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the DV
DD current and power dissipation will vary depending on the crystal
or resonator type (see Clocking and Oscillator Circuit section).
19Measured at dc and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 5 Hz, 10 Hz, 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB
with filter notches of 6 Hz, 10 Hz, 30 Hz or 60 Hz.
20PSRR depends on gain. For Gain of 1 : 70 dB typ: For Gain of 2 : 75 dB typ; For Gain of 4 : 80 dB typ; For Gains of 8 to 128 : 85 dB typ.
21If the external master clock continues to run in standby mode, the standby current increases to 150
µA typical with 5 V supplies and 75 µA typical with 3.3 V supplies. When
using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation
depends on the crystal or resonator type (see Standby Mode section).
Specifications subject to change without notice.
(AVDD = + 3.3 V to +5 V, DVDD = +3.3 V to +5 V, REF IN(+) = +1.25 V (AD7714-3) or +2.5 V
(AD7714-5); REF IN(–) = AGND; MCLK IN = 1 MHz to 2.4576 MHz unless otherwise noted. All specifications TMIN to TMAX unless otherwise noted.)
REV. C
–4–


Số phần tương tự - AD7714ACHIPS-3

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7714ACHIPS-3 AD-AD7714ACHIPS-3 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mu A Signal Conditioning ADC
REV. C
AD7714ACHIPS-3 AD-AD7714ACHIPS-3 Datasheet
298Kb / 40P
   3 V/5 V, CMOS,500 mA Signal Conditioning ADC
REV. C
More results

Mô tả tương tự - AD7714ACHIPS-3

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7714YRZ AD-AD7714YRZ Datasheet
298Kb / 40P
   3 V/5 V, CMOS,500 mA Signal Conditioning ADC
REV. C
AD7714ARSZ-5 AD-AD7714ARSZ-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mA Signal Conditioning ADC
REV. C
AD7714YNZ AD-AD7714YNZ Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mA Signal Conditioning ADC
REV. C
AD7714ANZ-5 AD-AD7714ANZ-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mu A Signal Conditioning ADC
REV. C
AD7714ARZ-5 AD-AD7714ARZ-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 UASignal Conditioning ADC
REV. C
AD7715 AD-AD7715 Datasheet
474Kb / 31P
   3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
REV. C
AD7712 AD-AD7712_15 Datasheet
258Kb / 28P
   Signal Conditioning ADC
REV. F
AD7711 AD-AD7711_17 Datasheet
354Kb / 29P
   Signal Conditioning ADC
AD7714 AD-AD7714_17 Datasheet
349Kb / 41P
   Signal Conditioning ADC
AD7710 AD-AD7710 Datasheet
220Kb / 28P
   Signal Conditioning ADC
REV. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com