công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7701ARS bảng dữ liệu(PDF) 8 Page - Analog Devices

tên linh kiện AD7701ARS
Giải thích chi tiết về linh kiện  LC2MOS 16-Bit A/D Converter
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7701ARS bảng dữ liệu(HTML) 8 Page - Analog Devices

Back Button AD7701ARS Datasheet HTML 4Page - Analog Devices AD7701ARS Datasheet HTML 5Page - Analog Devices AD7701ARS Datasheet HTML 6Page - Analog Devices AD7701ARS Datasheet HTML 7Page - Analog Devices AD7701ARS Datasheet HTML 8Page - Analog Devices AD7701ARS Datasheet HTML 9Page - Analog Devices AD7701ARS Datasheet HTML 10Page - Analog Devices AD7701ARS Datasheet HTML 11Page - Analog Devices AD7701ARS Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
AD7701
REV. D
–8–
FILTER CHARACTERISTICS
The cutoff frequency of the digital filter is fCLK /409600. At the
maximum clock frequency of 4.096 MHz, the cutoff frequency
of the filter is 10 Hz and the output rate is 4 kHz.
Figure 10 shows the filter frequency response. This is a 6-pole
Gaussian response that provides 55 dB of 60 Hz rejection for a
10 Hz cutoff frequency. If the clock frequency is halved to give a
5 Hz cutoff, 60 Hz rejection is better than 90 dB. A normalized
s-domain pole-zero plot of the filter is shown in Figure 11.
The response of the filter is defined by:
H(x) = [1+ 0.693x
2 + 0.240x4 + 0.0555x6 + 0.00962x8
+ 0.00133x
10 + 0.000154x12] –0.5
where:
x = f/f3 dB, f3 dB = fCLKIN/409600,
and
f is the frequency of interest.
fCLK = 2MHz
fCLK = 1MHz
fCLK = 4MHz
1
10
100
FREQUENCY – Hz
20
0
–20
–40
–60
–80
–100
–120
–140
–160
Figure 10. Frequency Response of AD7701 Filter
jw
s
0
j1
j2
–2
–1
–j1
–j2
S1,2 = –1.4663 + j1.8191
S3,4 = –1.7553 + j1.0005
S5,6 = –1.8739 + j0.32272
Figure 11. Normalized Pole-Zero Plot of AD7701 Filter
Since the AD7701 contains this on-chip, low-pass filtering,
there is a settling time associated with step function inputs, and
data will be invalid after a step change until the settling time has
elapsed. The AD7701 is therefore unsuitable for high speed
multiplexing, where channels are switched and converted se-
quentially at high rates, as switching between channels can
cause a step change in the input. Rather, it is intended for dis-
tributed converter systems using one ADC per channel.
However, slow multiplexing of the AD7701 is possible, provided
that the settling time is allowed to elapse before data for the new
channel is accessed.
Sigma-delta ADCs are generally described by the order of the
analog low-pass filter. A simple example of a first order sigma-
delta ADC is shown in Figure 9. This contains only a first-order
low-pass filter or integrator. It also illustrates the derivation of
the alternative name for these devices: Charge-Balancing ADCs.
C
R
R
AIN
INTEGRATOR
TO DIGITAL
FILTER
CLOCK
1-BIT DAC
STROBED
COMPARATOR
+VREF
–VREF
Figure 9. SEC Basic Charge-Balancing ADC
The term charge-balancing comes from the fact that this system
is a negative feedback loop that tries to keep the net charge on
the integrator capacitor at zero, by balancing charge injected by
the input voltage with charge injected by the 1-bit DAC. When
the analog input is zero, the only contribution to the integrator
output comes from the 1-bit DAC. For the net charge on the
integrator capacitor to be zero, the DAC output must spend half
its time at +1 V and half its time at –1 V. Assuming ideal
components, the duty cycle of the comparator will be 50%.
When a positive analog input is applied, the output of the 1-bit
DAC must spend a larger proportion of the time at +1 V, so the
duty cycle of the comparator increases. When a negative input
voltage is applied, the duty cycle decreases.
The AD7701 uses a second-order sigma-delta modulator and a
sophisticated digital filter that provides a rolling average of the
sampled output. After power-up or if there is a step change in
the input voltage, there is a settling time that must elapse before
valid data is obtained.
DIGITAL FILTERING
The AD7701’s digital filter behaves like a similar analog filter,
with a few minor differences.
First, since digital filtering occurs after the A to D conversion
process, it can remove noise injected during the conversion
process. Analog filtering cannot do this.
On the other hand, analog filtering can remove noise super-
imposed on the analog signal before it reaches the ADC. Digital
filtering cannot do this and noise peaks riding on signals near
full scale have the potential to saturate the analog modulator
and digital filter, even though the average value of the signal is
within limits. To alleviate this problem, the AD7701 has over-
range headroom built into the sigma-delta modulator and digital
filter which allows overrange excursions of 100 mV. If noise
signals are larger than this, consideration should be given to
analog input filtering, or to reducing the gain in the input
channel so that a full-scale input (2.5 V) gives only a half-scale
input to the AD7701 (1.25 V). This will provide an overrange
capability greater than 100% at the expense of reducing the
dynamic range by 1 bit (50%).


Số phần tương tự - AD7701ARS

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7701ARS AD-AD7701ARS Datasheet
319Kb / 21P
   LC2MOS 16-Bit A/D Converter
More results

Mô tả tương tự - AD7701ARS

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7701 AD-AD7701_17 Datasheet
319Kb / 21P
   LC2MOS 16-Bit A/D Converter
AD7703 AD-AD7703 Datasheet
251Kb / 16P
   LC2MOS 20-Bit A/D Converter
REV. D
AD7226BRSZ AD-AD7226BRSZ Datasheet
423Kb / 16P
   LC2MOS Quad 8-Bit D/A Converter
REV. D
AD7226 AD-AD7226_17 Datasheet
493Kb / 17P
   LC2MOS Quad 8-Bit D/A Converter
AD7226 AD-AD7226 Datasheet
247Kb / 12P
   LC2MOS Quad 8-Bit D/A Converter
REV. A
logo
Sanyo Semicon Device
LC7880M SANYO-LC7880M Datasheet
228Kb / 6P
   16 bit D/A CONVERTER
LC78866V SANYO-LC78866V Datasheet
138Kb / 6P
   16-bit A/D Converter?
LC78865M SANYO-LC78865M Datasheet
119Kb / 6P
   16-bit A/D Converter
logo
Analog Devices
AD7701 AD-AD7701_15 Datasheet
301Kb / 20P
   16-Bit A/D Converter
Rev. E
AD7111 AD-AD7111 Datasheet
175Kb / 8P
   LC2MOS LOGDAC Logarithmic D/A Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com