công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD1955 bảng dữ liệu(PDF) 8 Page - Analog Devices

tên linh kiện AD1955
Giải thích chi tiết về linh kiện  High Performance Multibit DAC with SACD Playback
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD1955 bảng dữ liệu(HTML) 8 Page - Analog Devices

Back Button AD1955 Datasheet HTML 2Page - Analog Devices AD1955 Datasheet HTML 3Page - Analog Devices AD1955 Datasheet HTML 4Page - Analog Devices AD1955 Datasheet HTML 5Page - Analog Devices AD1955 Datasheet HTML 6Page - Analog Devices AD1955 Datasheet HTML 7Page - Analog Devices AD1955 Datasheet HTML 8Page - Analog Devices AD1955 Datasheet HTML 9Page - Analog Devices AD1955 Datasheet HTML 10Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 10 page
background image
AD1955
-8-
Rev. PrF
PRELIMINARY TECHNICAL DATA
Serial Data Format in SACD mode
In the SACD mode, the AD1955 supports both normal mode or phase modulation mode, which are selected by Control register 1, bit 6.
If normal mode is selected, DSD_SCLK, DSD_LDATA and DSD_RDATA are used to interface with DSD decoder chip. In this mode,
the DSD data is clocked in the AD1955 using rising edge of DSD_SCLK with 64fs rate, 2.8224MHz. DSD_PHASE pin should be
connected LOW.
If phase modulation mode is selected, DSD_PHASE pin is also used to interface with the DSD decoder. In this mode, a 64fs
DSD_PHASE signal is used as a reference signal to receive the data from the decoder. The DSD data is clocked into the AD1955 with
a 128fs DSD_SCLK.
The AD1955 can operate as a master or slave device. In master mode, the AD1955 will output DSD_SCLK and DSD_PHASE (if in
the phase modulation mode) to a DSD decoder and will support normal mode and Phase modulation mode 0. In slave mode, the
AD1955 will accept DSD_SCLK and DSD_PHASE (if in the phase modulation mode) from a DSD decoder and supports all of the
normal and phase modulation modes.
When the SACD Port is not being used, the SACD pins (6, 7, 8 and 9) should be tied LOW.
Master Clock
The AD1955 must be set to the proper sample rate and master clock rate using Control Registers 0 and 1. The allowable master clock
frequencies for each interpolation mode are as shown:
Interpolation
Mode
Allowable master clock
frequencies
Nominal Input Sample
Rate
48kHz (INT8X)
Mode
256*Fs, 384*Fs, 512*Fs,768*Fs
32 kHz, 44.1 kHz, 48 KHz
96kHz (INT4X)
Mode
128*Fs, 192*Fs, 256*Fs, 384*Fs
88.2 kHz, 96 KHz
192kHz (INT2X)
Mode
64*Fs, 96*Fs, 128*Fs, 192*Fs
176.4 kHz, 192 KHz
In the External Filter mode, the AD1955 accepts the following master clock frequenies depending on input sample
rate:
Input Data
rate
Allowable master clock
frequencies
Nominal Input Sample
Rate (to External Filter)
8fs
256*Fs, 384*fs, 512*Fs,768*Fs
32 kHz, 44.1 kHz, 48 KHz
4fs
128*Fs, 192*fs, 256*Fs, 384*Fs
88.2 kHz, 96 KHz
2fs
64*Fs, 96*fs, 128*Fs, 192*Fs
176.4 kHz, 192 KHz
In the SACD mode, the AD1955 accepts a 256fs, 512fs and 768fs Master Clock, where fs is nominally 44.1kHz.
Zero Detection
When the AD1955 detects that the audio input data is continuously zero during 1024 LRCLK periods in PCM mode or 8192 LRCLK
periods in 8fs External Digital Filter mode, ZEROL (Pin 21 ) or ZEROR (Pin 20) is set to active.
When the AD1955 is in SACD Mode, it will detect an SACD mute pattern. If the input bit-stream shows a mute pattern for about 22ms,
the AD1955 will set ZEROL(Pin 21 ) or ZEROR(Pin 20) to active. The outputs can be set to active high or low using Control Register
1, bit 8.
Reset/Power Down
The AD1955 will be reset when the RESET pin is set low. The part may be powered down using bit 15, Control Register 0.


Số phần tương tự - AD1955

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1955ARS AD-AD1955ARS Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1955ARSRL AD-AD1955ARSRL Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1955ARSZ AD-AD1955ARSZ Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
More results

Mô tả tương tự - AD1955

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
EVAL-AD1955EB AD-EVAL-AD1955EB Datasheet
903Kb / 24P
   High Performance Multibit - DAC with SACD Playback
REV. 0
AD1955ARSZ AD-AD1955ARSZ Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1958 AD-AD1958 Datasheet
135Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1959 AD-AD1959 Datasheet
107Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1958 AD-AD1958_15 Datasheet
634Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1959 AD-AD1959_15 Datasheet
104Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1855 AD-AD1855 Datasheet
233Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1854 AD-AD1854_15 Datasheet
396Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1854 AD-AD1854 Datasheet
390Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1855 AD-AD1855_15 Datasheet
234Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com