công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD1854KRS bảng dữ liệu(PDF) 6 Page - Analog Devices

tên linh kiện AD1854KRS
Giải thích chi tiết về linh kiện  Stereo, 96 kHz, Multibit DAC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD1854KRS bảng dữ liệu(HTML) 6 Page - Analog Devices

Back Button AD1854KRS Datasheet HTML 2Page - Analog Devices AD1854KRS Datasheet HTML 3Page - Analog Devices AD1854KRS Datasheet HTML 4Page - Analog Devices AD1854KRS Datasheet HTML 5Page - Analog Devices AD1854KRS Datasheet HTML 6Page - Analog Devices AD1854KRS Datasheet HTML 7Page - Analog Devices AD1854KRS Datasheet HTML 8Page - Analog Devices AD1854KRS Datasheet HTML 9Page - Analog Devices AD1854KRS Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
–6–
AD1854
REV. A
OPERATING FEATURES
Serial Data Input Port
The AD1854’s flexible serial data input port accepts data in
twos-complement, MSB-first format. The left channel data field
always precedes the right channel data field. The input data
consists of either 16, 18, 20, or 24 bits, as established by the
mode select pins (IDPM0 Pin 21 and IDPM1 Pin 20) or the
mode select bits (Bits 15 and 14) in the control register through
the SPI (Serial Peripheral Interface) control port. Neither the
pins nor the SPI controls has preference; to ensure proper control,
the selection not being used should be tied LO. Therefore,
when the SPI bits are used to control Serial Data Input Format,
Pins 20 and 21 should be tied LO. Similarly, when the pins are
to be used to select the Data Format, the SPI bits should be set
to zeros. When the SPI Control Port is not being used, the SPI
Pins (3, 4, and 5) should be tied LO.
Serial Data Input Mode
The AD1854 uses two multiplexed input pins to control the
mode configuration of the input data port mode as follows:
Table I. Serial Data Input Modes
IDPM1
IDPM0
(Pin 20)
(Pin 21)
Serial Data Input Format
0
0
Right Justified (16 Bits)
01
I
2S-Compatible
1
0
Right Justified (20 Bits)
1
1
Right Justified (24 Bits)
Bit Clock
0
Left Justified
Figure 1 shows the right-justified mode (16-bit mode). L/RCLK
is HI for the left channel, LO for the right channel. Data is valid
on the rising edge of BCLK. The MSB is delayed 16-bit clock
periods from an L/RCLK transition, so that when there are 64
BCLK periods per L/RCLK period, the LSB of the data will be
right justified to the next L/RCLK transition. The right-justified
mode can also be used with 20-bit or 24-bit inputs as selected
in Table I.
Figure 2 shows the I
2S-justified mode. L/RCLK is LO for the
left channel and HI for the right channel. Data is valid on the
rising edge of BCLK. The MSB is left justified to an L/RCLK
transition but with a single BCLK period delay. The I
2S-justified
mode can be used with 16-/18-/20- or 24-bit inputs.
Figure 3 shows the left-justified mode. Note: Left-justified mode
is selected by pulsing IDPM1 (Pin 20) with bit clock, that is, tying
bit clock to IDPM1 while IDPM0 (Pin 21) is tied LO. Left-
justified can only be selected this way, it cannot be selected through
SPI Control Port.
L/RCLK is HI for the left channel, and LO for the right channel.
Data is valid on the rising edge of BCLK. The MSB is left-
justified to an L/RCLK transition, with no MSB delay. The
left-justified mode can be used with 16-/18-/20- or 24-bit inputs.
Note that the AD1854 is capable of a 32
× F
S BCLK frequency
“packed mode” where the MSB is left-justified to an L/RCLK
transition, and the LSB is right-justified to an L/RCLK transi-
tion. L/RCLK is HI for the left channel, and LO for the right
channel. Data is valid on the rising edge of BCLK. Packed
mode can be used when the AD1854 is programmed in right-
justified mode. Packed mode is shown is Figure 4.
Table II. Frequency Mode Settings
FS
96/48
MCLK
X2MCLK
384/256
Note
Normal, 32 kHz–48 kHz
0
256
× FS
00
Normal, 32 kHz–48 kHz
0
384
× F
S
01
Normal, 32 kHz–48 kHz
0
512
× FS
10
Normal, 32 kHz–48 kHz
0
1
1
Not Allowed
Double FS (96 kHz)
1
128
× F
S
00
Double FS (96 kHz)
1
(384/2)
× FS
01
Double FS (96 kHz)
1
256
× FS
10
Double FS (96 kHz)
1
1
1
Not Allowed
SDATA
INPUT
LSB
MSB–2
MSB–1
LSB+2 LSB+1
MSB–2
MSB–1
MSB
LSB+2 LSB+1
LSB
BCLK
INPUT
L/
RCLK
INPUT
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
Figure 1. Right-Justified Mode
LEFT CHANNEL
RIGHT CHANNEL
MSB–2
MSB–1
LSB+2
LSB+1
LSB
MSB–2
MSB–1
MSB
LSB+2
LSB+1
LSB
MSB
L/
RCLK
INPUT
BCLK
INPUT
SDATA
INPUT
MSB
Figure 2. I2S-Justified Mode


Số phần tương tự - AD1854KRS

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1854 AD-AD1854_15 Datasheet
396Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
More results

Mô tả tương tự - AD1854KRS

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1855 AD-AD1855 Datasheet
233Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1854 AD-AD1854_15 Datasheet
396Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1855 AD-AD1855_15 Datasheet
234Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1853JRSZ AD-AD1853JRSZ Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit  DAC
REV. A
AD1853 AD-AD1853 Datasheet
416Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1853 AD-AD1853_15 Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1852 AD-AD1852 Datasheet
234Kb / 16P
   Stereo, 24-Bit, 192 kHz Multibit DAC
REV. 0
EVAL-AD1871EB AD-EVAL-AD1871EB Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
REV. 0
AD1871 AD-AD1871 Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit ADC
REV. 0
EVAL-AD1871EBZ AD-EVAL-AD1871EBZ Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com