công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD1843JST bảng dữ liệu(PDF) 10 Page - Analog Devices

tên linh kiện AD1843JST
Giải thích chi tiết về linh kiện  Serial-Port 16-Bit SoundComm Codec
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD1843JST bảng dữ liệu(HTML) 10 Page - Analog Devices

Back Button AD1843JST Datasheet HTML 6Page - Analog Devices AD1843JST Datasheet HTML 7Page - Analog Devices AD1843JST Datasheet HTML 8Page - Analog Devices AD1843JST Datasheet HTML 9Page - Analog Devices AD1843JST Datasheet HTML 10Page - Analog Devices AD1843JST Datasheet HTML 11Page - Analog Devices AD1843JST Datasheet HTML 12Page - Analog Devices AD1843JST Datasheet HTML 13Page - Analog Devices AD1843JST Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 64 page
background image
REV. 0
–10–
AD1843
Miscellaneous
Pin Name
PQFP
TQFP
I/O
Description
XTALI
61
76
I
24.576 MHz Crystal Input. When using a crystal as the clock source, the crystal
should be connected between the XTALI and XTALO pins. This crystal should
be 24.576 MHz for the normal sampling rate range, i.e., 4 kHz to 54 kHz. A
clock input (perhaps the CLKOUT of another AD1843) may be driven into
XTALI in place of a crystal. The external clock input must be greater than or equal
to 512 times the maximum desired AD1843 sampling frequency.
XTALO
62
77
O
24.576 MHz Crystal Output. When using a crystal as the clock source, the crystal
should be connected between the XTALI and XTALO pins. If a clock is driven
directly into XTALI, then XTALO should be left unconnected.
PWRDWN
51
64
I
Power Down. PWRDWN is active LO. The assertion of this signal will initialize
the on-chip Control Registers to their default values, and will completely and
quietly power down the AD1843. If a crystal is not connected between XTALI
and XTALO, there must be a 24.576 MHz clock input on XTALI for at least
5 ms after this signal is asserted LO for proper operation. The AD1843 will not
be completely powered down until after this 5 ms period elapses. The AD1843
always finishes an in-progress power-up sequence before initiating a power-down
sequence, and vice versa. If the PWRDWN pin is asserted while a power-up sequence
is in progress, the 24.576 MHz clock signal on XTALI must persist for a worst
case maximum of 479 ms (power up = 470 ms, autocalibration = 4 ms, power
down = 5 ms) after PWRDWN is asserted. When INIT (Control Register
Address 0, Bit 15) is set to a “1,” the power-down sequence is complete. See
the “Power Management” section for important additional details.
RESET
52
65
I
Reset. RESET is active LO. The assertion of this signal will initialize the on-chip
registers to their default values, and will completely power down the AD1843.
RESET
is similar to PWRDWN, except that when PWRDWN is asserted, power
down is “quiet” and performed synchronously to the internal clocks. When RESET
is asserted, power down is “noisy” and performed asynchronously to the internal
clocks.
PDMNFT
49
61
I
Power-Down Mono Feedthrough. When the AD1843 mixer is powered down,
and PDMNFT is asserted HI, the Mono Input (MIN, PQFP Pin 19) is routed to
the Mono Output (MOUT, PQFP Pin 35), and the signal applied to MIN will
feedthrough to MOUT. When the AD1843 mixer is powered down and
PDMNFT is deasserted LO, the feedthrough of MIN to MOUT will be muted.
When the AD1843 mixer is not powered down, and MIN to MOUT feedthrough
is desired, the Mono Input Mix Mute (Control Register Address 8, Bit 15) and the
Mono Output Mute (Control Register Address 8, Bit 6) must be unmuted. During
power-down feedthrough, the signal applied to the MIN input appears only at
the MOUT output. During normal operation, the signal applied to the MIN
input appears at both the MOUT and the LOUT1 outputs. The state of the
PDMNFT pin should be changed when the AD1843 mixer is powered up. If the
state of PDMNFT is changed when the AD1843 is in total power-down, audible
pops and clicks will likely result.
CMOUT
38
47
O
Common-Mode Voltage Output. Nominal 2.25 volt reference available externally
for dc-coupling and level-shifting. CMOUT should not be used where it will sink
or source current.
VREF
39
48
I
Voltage Reference Filter. Voltage reference filter point for external bypassing only.
FILTL
25
31
I
Left Channel Filter. This pin requires a 1.0
µF capacitor to analog ground for
proper operation.
FILTR
23
29
I
Right Channel Filter. This pin requires a 1.0
µF capacitor to analog ground for
proper operation.
AAFILTL
24
30
I
Left Channel Antialias Filter. This pin requires a 1000 pF capacitor to analog
ground for proper operation.
AAFILTR
22
28
I
Right Channel Antialias Filter. This pin requires a 1000 pF capacitor to analog
ground for proper operation.


Số phần tương tự - AD1843JST

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1843 AD-AD1843_15 Datasheet
1Mb / 64P
   Serial-Port 16-Bit SoundComm Codec
REV. 0
More results

Mô tả tương tự - AD1843JST

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1843 AD-AD1843_15 Datasheet
1Mb / 64P
   Serial-Port 16-Bit SoundComm Codec
REV. 0
AD1849KPZ AD-AD1849KPZ Datasheet
662Kb / 28P
   Serial-Port 16-Bit SoundPort짰 Stereo Codec
REV. A
AD1847 AD-AD1847_15 Datasheet
241Kb / 28P
   Serial-Port 16-Bit SoundPort Stereo Codec
REV. B
AD1847 AD-AD1847 Datasheet
311Kb / 28P
   Serial-Port 16-Bit SoundPort Stereo Codec
REV. B
AD1849K AD-AD1849K Datasheet
293Kb / 28P
   Serial-Port 16-Bit SoundPort Stereo Codec
REV. 0
AD1849 AD-AD1849_15 Datasheet
662Kb / 28P
   Serial-Port 16-Bit SoundPort Stereo Codec
REV. A
AD1848K AD-AD1848K_15 Datasheet
242Kb / 28P
   Parallel-Port 16-Bit SoundPort Stereo Codec
REV. 0
AD1845 AD-AD1845 Datasheet
333Kb / 40P
   Parallel-Port 16-Bit SoundPort Stereo Codec
REV. C
AD1848K AD-AD1848K Datasheet
320Kb / 28P
   Parallel-Port 16-Bit SoundPort Stereo Codec
REV. 0
AD1845JSTZ AD-AD1845JSTZ Datasheet
676Kb / 40P
   Parallel-Port 16-Bit SoundPort Stereo Codec
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com